Cache size selection for performance, energy and reliability of time-constrained systems
暂无分享,去创建一个
Sudhakar M. Reddy | Bashir M. Al-Hashimi | Alireza Ejlali | Yuan Cai | Marcus T. Schmitz | S. Reddy | B. Al-Hashimi | A. Ejlali | M. Schmitz | Yuan Cai
[1] Rami Melhem,et al. The effects of energy management on reliability in real-time embedded systems , 2004, ICCAD 2004.
[2] Wei Zhang,et al. ICR: in-cache replication for enhancing data cache reliability , 2003, 2003 International Conference on Dependable Systems and Networks, 2003. Proceedings..
[3] Bashir M. Al-Hashimi,et al. Energy efficient SEU-tolerance in DVS-enabled real-time systems through information redundancy , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[4] Frank Vahid,et al. A self-tuning cache architecture for embedded systems , 2004 .
[5] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[6] Norman P. Jouppi,et al. CACTI 2.0: An Integrated Cache Timing and Power Model , 2002 .
[7] David H. Albonesi,et al. Selective cache ways: on-demand cache resource allocation , 1999, MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture.
[8] R. Velazco,et al. Impact of data cache memory on the single event upset-induced error rate of microprocessors , 2003 .
[9] Mehdi Baradaran Tahoori,et al. Balancing Performance and Reliability in the Memory Hierarchy , 2005, IEEE International Symposium on Performance Analysis of Systems and Software, 2005. ISPASS 2005..
[10] Vikas Agarwal,et al. Static energy reduction techniques for microprocessor caches , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.
[11] Mahmut T. Kandemir,et al. Soft error and energy consumption interactions: a data cache perspective , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[12] David A. Patterson,et al. Computer Architecture - A Quantitative Approach, 5th Edition , 1996 .
[13] Frank Vahid,et al. A highly configurable cache architecture for embedded systems , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..
[14] Massimo Violante,et al. An accurate analysis of the effects of soft errors in the instruction and data caches of a pipelined microprocessor , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.
[15] Kaushik Roy,et al. Reducing set-associative cache energy via way-prediction and selective direct-mapping , 2001, Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34.
[16] Mahmut T. Kandemir,et al. Leakage energy management in cache hierarchies , 2002, Proceedings.International Conference on Parallel Architectures and Compilation Techniques.
[17] Rami G. Melhem,et al. The interplay of power management and fault recovery in real-time systems , 2004, IEEE Transactions on Computers.
[18] Babak Falsafi,et al. Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay , 2002, Proceedings Eighth International Symposium on High Performance Computer Architecture.
[19] Michael L. Scott,et al. Integrating adaptive on-chip storage structures for reduced dynamic power , 2002, Proceedings.International Conference on Parallel Architectures and Compilation Techniques.
[20] André C. Nácul,et al. Dynamic voltage and cache reconfiguration for low power , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[21] Arun K. Somani,et al. Area efficient architectures for information integrity in cache memories , 1999, ISCA.
[22] N. Seifert,et al. Robust system design with built-in soft-error resilience , 2005, Computer.
[23] F. W. Sexton,et al. Critical charge concepts for CMOS SRAMs , 1995 .
[24] Russell Tessier,et al. Trading off transient fault tolerance and power consumption in deep submicron (DSM) VLSI circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[25] David A. Patterson,et al. Computer architecture (2nd ed.): a quantitative approach , 1996 .