Physically Based Predictive Model for Single Event Transients in CMOS Gates
暂无分享,去创建一个
[1] H. Ikeda,et al. Device-Physics-Based Analytical Model for Single-Event Transients in SOI CMOS Logic , 2009, IEEE Transactions on Nuclear Science.
[2] An Examination of High-Injection Physics of Silicon P-N Junctions With Applications in Photocurrent Modeling , 2013, IEEE Transactions on Nuclear Science.
[3] S. P. Buchner,et al. An SEU analysis approach for error propagation in digital VLSI CMOS ASICs , 1995 .
[4] L. F. Hoffmann,et al. Upset due to a single particle caused propagated transient in a bulk CMOS microprocessor , 1991 .
[5] D.E. Fulkerson,et al. Modeling Ion-Induced Pulses in Radiation-Hard SOI Integrated Circuits , 2007, IEEE Transactions on Nuclear Science.
[6] K. Avery,et al. Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.
[7] Bharat L. Bhuva,et al. Simulation of SEU transients in CMOS ICs , 1991 .
[8] B.L. Bhuva,et al. Effect of Well and Substrate Potential Modulation on Single Event Pulse Shape in Deep Submicron CMOS , 2007, IEEE Transactions on Nuclear Science.
[9] P. Dodd,et al. Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.
[10] O. Faynot,et al. Statistical Analysis of the Charge Collected in SOI and Bulk Devices Under Heavy lon and Proton Irradiation—Implications for Digital SETs , 2006, IEEE Transactions on Nuclear Science.
[11] R.D. Schrimpf,et al. Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.
[12] D.E. Fulkerson,et al. A charge-control SPICE engineering model for the parasitic bipolar transistor action in SOI CMOS single-event upsets , 2004, IEEE Transactions on Nuclear Science.
[13] W. Kolasinski,et al. Effects of Heavy Ions on Microcircuits in Space: Recently Investigated Upset Mechanisms , 1987, IEEE Transactions on Nuclear Science.
[14] J. Holmes,et al. A Bias-Dependent Single-Event Compact Model Implemented Into BSIM4 and a 90 nm CMOS Process Design Kit , 2009, IEEE Transactions on Nuclear Science.
[15] M. Baze,et al. Attenuation of single event induced pulses in CMOS combinational logic , 1997 .
[16] Theodore I. Kamins,et al. Device Electronics for Integrated Circuits , 1977 .
[17] R. R. O'Brien,et al. A field-funneling effect on the collection of alpha-particle-generated carriers in silicon devices , 1981, IEEE Electron Device Letters.
[18] J. E. Vinson,et al. Single Event Upset Rate Predictions for Complex Logic Systems , 1984, IEEE Transactions on Nuclear Science.
[19] H. Saito,et al. Estimation of Single Event Transient Voltage Pulses in VLSI Circuits From Heavy-Ion-Induced Transient Currents Measured in a Single MOSFET , 2007, IEEE Transactions on Nuclear Science.
[20] M. Baze,et al. Comparison of error rates in combinational and sequential logic , 1997 .
[21] B. Streetman. Solid state electronic devices , 1972 .
[22] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.