Multirate Cascaded Discrete-Time Low-Pass ΔΣ Modulator for GSM/Bluetooth/UMTS

This paper shows that multirate processing in a cascaded discrete-time ΔΣ modulator allows to reduce the power consumption by up to 35%. Multirate processing is possible in a discrete-time ΔΣ modulator by its adaptibility with the sampling frequency. The power reduction can be achieved by relaxing the sampling speed of the first stage and increasing it appropriately in the second stage. Furthermore, a cascaded ΔΣ modulator enables the power efficient implementation of multiple communication standards.@The advantages of multirate cascaded ΔΣ modulators are demonstrated by comparing the performance of single-rate and multirate implementations using behavioral-level and circuit-level simulations. This analysis has been further validated with the design of a multirate cascaded triple-mode discrete-time ΔΣ modulator. A 2-1 multirate low-pass cascade, with a sampling frequency of 80 MHz in the first stage and 320 MHz in the second stage, meets the requirements for UMTS. The first stage alone is suitable for digitizing Bluetooth and GSM with a sampling frequency of 90 and 50 MHz respectively. This multimode ΔΣ modulator is implemented in a 1.2 V 90 nm CMOS technology with a core area of 0.076 mm2. Measurement results show a dynamic range of 66/77/85 dB for UMTS/ Bluetooth/GSM with a power consumption of 6.8/3.7/3.4 mW. This results in an energy per conversion step of 1.2/0.74/2.86 pJ.

[1]  Tetsuya Iida,et al.  A 1.0 V 40mW 10b 100MS/s pipeline ADC in 90nm CMOS , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[2]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[3]  Antonio Torralba,et al.  Multirate ΣΔ modulators , 2002 .

[4]  Eric Andre,et al.  3.3 A 1.2-V Dual-Mode WCDMA/GPRS Σ∆ Modulator , 2003 .

[5]  Van Der Zwan.  A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .

[6]  Atsushi Iwata,et al.  A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping , 1987 .

[7]  Oguz Altun,et al.  A 1.5V multirate multibit sigma delta modulator for GSM/WCDMA in a 90 nm digital CMOS process , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[8]  L.J. Breems,et al.  A cascaded continuous-time /spl Sigma//spl Delta/ modulator with 67dB dynamic range in 10MHz bandwidth , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[9]  R. del Rio,et al.  An Adaptive ΣΔ modulator for multi-standard hand-held wireless devices , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[10]  A. Dezzani,et al.  A 1.2-V dual-mode WCDMA/GPRS /spl Sigma//spl Delta/ modulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[11]  Maurits Ortmanns,et al.  Multirate cascaded continuous time Sigma-Delta modulators. , 2002 .

[12]  David J. Allstot,et al.  An 11-bit 330MHz 8X OSR Σ−∆ Modulator for Next-Generation WLAN , 2006 .

[13]  Belén Pérez-Verdú,et al.  CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom , 2006 .

[14]  James C. Candy,et al.  Double Interpolation for Digital-to-Analog Conversion , 1986, IEEE Trans. Commun..

[15]  J. Paramesh,et al.  An 11-Bit 330MHz 8X OSR /spl Sigma/-spl Delta/ Modulator for Next-Generation WLAN , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[16]  Hung-Chih Liu,et al.  Correction to "A Third-Order Modulator in 0.18- m CMOS With Calibrated Mixed-Mode Integrators" , 2005 .

[17]  Shanthi Pavan,et al.  Fundamental Limitations of Continuous-Time Delta–Sigma Modulators Due to Clock Jitter , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  R. V. Veldhoven.  A triple-mode continuous-time ΣΔ modulator with switched-capacitor feedback DAC for a GSM-EDGE/CDMA2000/UMTS receiver , 2003, IEEE J. Solid State Circuits.

[19]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[20]  Kush Gulati,et al.  A low-power reconfigurable analog-to-digital converter , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[21]  Toshio Hayashi,et al.  A multistage delta-sigma modulator without double integration loop , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[22]  Antonio Torralba,et al.  Multirate /spl Sigma//spl Delta/ modulators , 2002 .

[23]  E.J. van der Zwan,et al.  A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[24]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[25]  Beomsup Kim,et al.  A third-order /spl Sigma//spl Delta/ modulator in 0.18 /spl mu/m CMOS with calibrated mixed-mode integrators , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[26]  Yves Rolain,et al.  A multirate 3.4-to-6.8mW 85-to-66dB DR GSM/bluetooth/UMTS cascade DT ΔΣM in 90nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[27]  Pieter Rombouts,et al.  A study of dynamic element-matching techniques for 3-level unit elements , 2000 .