A defective level monitor of open defects in 3D ICs with a comparator of offset cancellation type
暂无分享,去创建一个
[1] Yervant Zorian,et al. Testing 3D chips containing through-silicon vias , 2009, 2009 International Test Conference.
[2] Stéphane Moreau,et al. Reliability of TSV interconnects: Electromigration, thermal cycling, and impact on above metal level dielectric , 2013, Microelectron. Reliab..
[3] Ankur Srivastava,et al. Online TSV health monitoring and built-in self-repair to overcome aging , 2013, 2013 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS).
[4] Ding-Ming Kwai,et al. On-Chip TSV Testing for 3D IC before Bonding Using Sense Amplification , 2009, 2009 Asian Test Symposium.
[5] Shi-Yu Huang,et al. On-Line Transition-Time Monitoring for Die-to-Die Interconnects in 3D ICs , 2014, 2014 IEEE 23rd Asian Test Symposium.
[6] Shyue-Kung Lu,et al. A built-in supply current test circuit for electrical interconnect tests of 3D ICs , 2014, 2014 International 3D Systems Integration Conference (3DIC).
[7] Fangming Ye,et al. Test and Design-for-Testability Solutions for 3D Integrated Circuits , 2014, IPSJ Trans. Syst. LSI Des. Methodol..
[8] Shi-Yu Huang,et al. Performance Characterization of TSV in 3D IC via Sensitivity Analysis , 2010, 2010 19th IEEE Asian Test Symposium.
[9] Erik Jan Marinissen. Challenges in testing TSV-based 3D stacked ICs: Test flows, test contents, and test access , 2010, 2010 IEEE Asia Pacific Conference on Circuits and Systems.
[10] Masaki Hashizume,et al. Supply current testing of open defects at interconnects in 3D Ics with IEEE 1149.1 architecture , 2012, 2011 IEEE International 3D Systems Integration Conference (3DIC), 2011 IEEE International.