SEU-Mitigation Placement and Routing Algorithms and Their Impact in SRAM-Based FPGAs

In this paper, the authors propose a new SEU-mitigative placement and routing of circuits in the FPGAs which is based on the popular VPR tool. The VPR tool is modified so that during placement and routing, decisions are taken with awareness of SEU-mitigation. Moreover, no redundancies during the placement and routing are used but the algorithms are based on the SEU avoidance. Using the modified tool, i.e., S-VPR, the role of placement and routing algorithms on the fault-tolerance of circuits implemented on FPGAs is achieved. The secondary propose of this paper is to find which of placement or routing is more suited for decreasing SEU sensibility of circuits and to find whether these SEU sensibility reductions are cumulative or not when they applied in sequence. We have investigated the effect of S-VPR on several MCNC benchmarks and the results of the placement and routing have been compared to the traditional one. The evaluations of results show that placement and routing can decrease the SEU rate of circuits implemented on FPGAs about 18% and 12%, respectively. However, it increases critical path delay and power consumptions of the circuits up to 5% and 8%, respectively. This means that without any redundancies, just by means of fault-avoidance method, mitigation of SEU effects would decrease up to 22% significantly and this method is notable compared to previous TMR and DWC mechanisms

[1]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[2]  Seyed Ghassem Miremadi,et al.  Dependability evaluation of Altera FPGA-based embedded systems subjected to SEUs , 2007, Microelectron. Reliab..

[3]  Luigi Carro,et al.  On the optimal design of triple modular redundancy logic for SRAM-based FPGAs , 2005, Design, Automation and Test in Europe.

[4]  Seyed Ghassem Miremadi,et al.  Evaluation of fault-tolerant designs implemented on SRAM-based FPGAs , 2004, 10th IEEE Pacific Rim International Symposium on Dependable Computing, 2004. Proceedings..

[5]  Massimo Violante,et al.  A new reliability-oriented place and route algorithm for SRAM-based FPGAs , 2006, IEEE Transactions on Computers.

[6]  Maya Gokhale,et al.  Dynamic Reconfiguration for Management of Radiation-Induced Faults in FPGAs , 2004, IPDPS.

[7]  Paul Graham,et al.  Accelerator validation of an FPGA SEU simulator , 2003 .

[8]  Luigi Carro,et al.  On the use of VHDL simulation and emulation to derive error rates , 2001, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605).

[9]  Jonathan Rose,et al.  A detailed router for field-programmable gate arrays , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[10]  Carl Carmichael,et al.  Triple Module Redundancy Design Techniques for Virtex FPGAs, Application Note 197 , 2001 .

[11]  Carl Ebeling,et al.  Placement and routing tools for the Triptych FPGA , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[12]  C.K. Filho,et al.  Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing , 2006, IEEE Transactions on Nuclear Science.

[13]  Maya Gokhale,et al.  Dynamic reconfiguration for management of radiation-induced faults in FPGAs , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[14]  Seyed Ghassem Miremadi,et al.  Fault injection into SRAM-based FPGAs for the analysis of SEU effects , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[15]  Guido Masera,et al.  A new approach to compress the configuration information of programmable devices , 2006, Proceedings of the Design Automation & Test in Europe Conference.