di/dt Noise in CMOS Integrated Circuits

This is an overview paper presenting di/dtnoise from a designer‘s perspective. Analysis and circuit designtechniques are presented taking package parasitics into account.The main focus is on digital CMOS design, but analysis and designsuggestions can easily be extended to mixed-mode design.

[1]  H. Hara,et al.  50% active-power saving without speed degradation using standby power reduction (SPR) circuit , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Roy L. Russo,et al.  On a Pin Versus Block Relationship For Partitions of Logic Graphs , 1971, IEEE Transactions on Computers.

[3]  P. Larsson.  Resonance and damping in CMOS circuits with on-chip decoupling capacitance , 1998 .

[4]  Jacek M. Zurada,et al.  Dynamic noise margins of MOS logic gates , 1989, IEEE International Symposium on Circuits and Systems,.

[5]  T. J. Cabara,et al.  Forming damped LRC parasitic circuits in simultaneously switched CMOS output buffers , 1997 .

[6]  T. Sakurai,et al.  Self-adjusting threshold-voltage scheme (SATS) for low-voltage high-speed operation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[7]  Jeffrey J. Tabor.  Noise Reduction Using Low Weight and Constant Weight Coding Techniques , 1990 .

[8]  T. Gabara,et al.  Ground Bounce Control In Cmos Integrated Circuits , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[9]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[10]  A. J. Rainal.  Computing inductive noise of chip packages , 1984, AT&T Bell Laboratories Technical Journal.

[11]  Qi-Jun Zhang,et al.  Ground noise minimization in integrated circuit packages through pin assignment optimization , 1996 .

[12]  J. R. Brews,et al.  Delay time estimate for "FAST" CMOS drivers with noisy ground reference , 1995, Proceedings of Electrical Performance of Electronic Packaging.

[13]  Michiel Steyaert,et al.  A power-supply decoupling method for mixed-mode low voltage, low power integrated circuits , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[14]  Antonio Rubio,et al.  TCMOS: low noise power supply technique for digital ICs , 1995 .

[15]  Toshiro Tsukada,et al.  Voltage-comparator-based measurement of equivalently sampled substrate noise waveforms in mixed-signal integrated circuits , 1996 .

[16]  Yaochao Yang,et al.  Design for velocity saturated, short-channel CMOS drivers with simultaneous switching noise and switching time considerations , 1996, IEEE J. Solid State Circuits.

[17]  R. Evans,et al.  Modeling and measurement of a high-performance computer power distribution system , 1994 .

[18]  L. Schaper,et al.  Improved Electrical Performance Required for Future MOS Packaging , 1983 .

[19]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[20]  George A. Katopis,et al.  Simultaneous switching noise predictors for CMOS OCDs , 1994, Proceedings of 1994 IEEE Electrical Performance of Electronic Packaging.

[21]  T. J. Gabara.  A closed-form solution to the damped RLC circuit with applications to CMOS ground bounce estimation , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[22]  Y. Oowaki,et al.  Noise suppression scheme for giga-scale DRAM with hundreds of I/Os , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[23]  S. R. Vemuru,et al.  Accurate simultaneous switching noise estimation including velocity-saturation effects , 1996 .

[24]  Masayoshi Sasaki,et al.  A 25 ns 4 Mb CMOS SRAM with dynamic bit line loads , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[25]  N. Raver.  Open-loop gain limitations for push-pull off-chip drivers , 1987 .

[26]  H. Hashemi,et al.  The close attached capacitor: a solution to switching noise problems , 1992, 1992 Proceedings 42nd Electronic Components & Technology Conference.

[27]  David J. Allstot,et al.  Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs , 1993 .

[28]  Douglas W. Stout,et al.  VLSI performance compensation for off-chip drivers and clock generation , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.

[29]  Yan-Chyuan Shiau,et al.  Time domain current waveform simulation of CMOS circuits , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[30]  Christer Svensson,et al.  Noise in digital dynamic CMOS circuits , 1994 .

[31]  Guido Torelli,et al.  High-speed, low-switching noise CMOS memory data output buffer , 1994, IEEE J. Solid State Circuits.

[32]  Fumio Horiguchi,et al.  Noise-generation analysis and noise-suppression design techniques in megabit DRAMs , 1987 .

[33]  Dale Becker,et al.  Performance effects of switching noise on CMOS microprocessors , 1995, Proceedings of Electrical Performance of Electronic Packaging.

[34]  Soha Hassoun,et al.  A 200-MHz 64-bit Dual-Issue CMOS Microprocessor , 1992, Digit. Tech. J..

[35]  A. J. Rainal.  Eliminating inductive noise of external chip interconnections , 1994 .

[36]  M. Eino,et al.  Simple noise model and low-noise data-output buffer for ultrahigh-speed memories , 1990 .

[37]  J. L. Prince,et al.  Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise , 1993 .

[38]  Guido Torelli,et al.  On the design of CMOS digital output drivers with controlled dI/dt , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[39]  K. Leung.  Controlled slew rate output buffer , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[40]  C. Svensson,et al.  Measuring high-bandwidth signals in CMOS circuits , 1993 .

[41]  P. Larsson,et al.  Parasitic resistance in an MOS transistor used as on-chip decoupling capacitance , 1997, IEEE J. Solid State Circuits.

[42]  R.H. Dennard,et al.  Design Of Ion-implanted MOSFET's with Very Small Physical Dimensions , 1974, Proceedings of the IEEE.

[43]  J. L. Prince,et al.  Simultaneous switching ground noise calculation for packaged CMOS devices , 1991 .

[44]  R. Senthinathan,et al.  Effect of device and interconnect scaling on the performance and noise of packaged CMOS devices , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[45]  Alessandro Bogliolo,et al.  Clock skew optimization for peak current reduction , 1996 .

[46]  C. D. Hartgring,et al.  A 40-ns/100-pF low power full-CMOS 256 K (32 K/spl times/8) SRAM , 1987 .

[47]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[48]  M.A. Horowitz,et al.  A 50% noise reduction interface using low-weight coding , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[49]  Madhavan Swaminathan,et al.  Noise computation in single chip packages , 1996 .

[50]  T. J. Gabara.  Reduced ground bounce and improved latch-up suppression through substrate conduction , 1988 .

[51]  Masao Hotta,et al.  Measurement of digital noise in mixed-signal integrated circuits , 1995 .

[52]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[53]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[54]  J. L. Prince,et al.  Effects and modeling of simultaneous switching noise for BiCMOS off-chip drivers , 1996 .

[55]  J. L. Prince,et al.  Effect of CMOS driver loading conditions on simultaneous switching noise , 1994 .

[56]  R. I. Kung,et al.  A 21-ns 32 K/spl times/8 CMOS static RAM with a selectively pumped p-well array , 1987 .

[57]  T. Gabara,et al.  Forming damped LRC parasitic circuits in simultaneously switched CMOS output buffers , 1996, Proceedings of Custom Integrated Circuits Conference.

[58]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[59]  G.A. Katopis,et al.  Delta-I noise specification for a high-performance computing machine , 1985, Proceedings of the IEEE.

[60]  Andreas C. Cangellaris,et al.  Simultaneous switching noise: influence of plane-plane and plane-signal trace coupling , 1994 .

[61]  R. Senthinathan,et al.  Negative feedback influence on simultaneous switching CMOS outputs , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[62]  Y. Yang.  Design Trade-Offs for the Last Stage of Unregulated, Long-Channel CMOS Off-Chip Driver with Simultaneous Swiching Noise and Switching Time Considerations , 1996 .

[63]  T. F. Knight,et al.  A self-terminating low-voltage swing CMOS output driver , 1988 .

[64]  John L. Prince,et al.  Design Algorithm for Leadframe Packages with or without Ground Plane , 1995 .