Unified Incremental Physical-Level and High-Level Synthesis

Achieving design closure is one of the biggest challenges for modern very large-scale integration system designers. This problem is exacerbated by the lack of high-level design-automation tools that consider the increasingly important impact of physical features, such as interconnect, on integrated circuit area, performance, and power consumption. Using physical information to guide decisions in the behavioral-level stage of system design is essential to solve this problem. In this paper, we present an incremental floorplanning high-level-synthesis system. This system integrates high-level and physical-design algorithms to concurrently improve a design's schedule, resource binding, and floorplan, thereby allowing the incremental exploration of the combined behavioral-level and physical-level design space. Compared with previous approaches that repeatedly call loosely coupled floorplanners for physical estimation, this approach has the benefits of efficiency, stability, and better quality of results. The average CPU time speedup resulting from unifying incremental physical-level and high-level synthesis is 24.72times and area improvement is 13.76%. The low power consumption of a state-of-the-art low-power interconnect-aware high-level-synthesis algorithm is maintained. The benefits of concurrent behavioral-level and physical-design optimization increased for larger problem instances.

[1]  Christos A. Papachristou,et al.  A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm , 1991, DAC '90.

[2]  S. Katkoori,et al.  Profile-driven behavioral synthesis for low-power VLSI systems , 1995, IEEE Design & Test of Computers.

[3]  E. F. Girczyc,et al.  HAL: A Multi-Paradigm Approach to Automatic Data Path Synthesis , 1986, 23rd ACM/IEEE Design Automation Conference.

[4]  Prithviraj Banerjee,et al.  Simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[5]  Jason Cong,et al.  Interconnect performance estimation models for design planning , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Donald E. Thomas,et al.  Unifying behavioral synthesis and physical design , 2000, Proceedings 37th Design Automation Conference.

[7]  Wayne Wolf,et al.  High-Level VLSI Synthesis , 1991 .

[8]  Emil F. Girczyc,et al.  A generalized interconnect model for data path synthesis , 1991, DAC '90.

[9]  Pierre G. Paulin,et al.  Scheduling and Binding Algorithms for High-Level Synthesis , 1989, 26th ACM/IEEE Design Automation Conference.

[10]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  XuMin,et al.  Layout-driven RTL binding techniques for high-level synthesis using accurate estimators , 1997 .

[12]  Hai Zhou,et al.  Incremental exploration of the combined physical and behavioral design space , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[13]  Miriam Leeser,et al.  The DT-model: high-level synthesis using data transfers , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[14]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[15]  David W. Knapp.  Fasolt: a program for feedback-driven data-path optimization , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Jason Cong,et al.  Incremental CAD , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[17]  Giovanni De Micheli,et al.  High Level Synthesis of ASlCs un - der Timing and Synchronization Constraints , 1992 .

[18]  D. Helms,et al.  Binding, Allocation and Floorplanning in Low Power High-Level Synthesis , 2003, ICCAD 2003.

[19]  C. Papachristou,et al.  A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm , 1990, 27th ACM/IEEE Design Automation Conference.

[20]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  John P. Knight,et al.  Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level , 1995, 32nd Design Automation Conference.

[22]  Michael C. McFarland,et al.  Incorporating bottom-up design into hardware synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[23]  Fadi J. Kurdahi,et al.  Layout-driven RTL binding techniques for high-level synthesis , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[24]  P. Yip,et al.  Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[25]  Margarida F. Jacome,et al.  A new technique for estimating lower bounds on latency for high level synthesis , 2000, ACM Great Lakes Symposium on VLSI.

[26]  J. Rabaey,et al.  Behavioral Level Power Estimation and Exploration , 1997 .

[27]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[28]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[29]  Ramesh Karri,et al.  Simultaneous scheduling and binding for power minimization during microarchitecture synthesis , 1995, ISLPED '95.

[30]  Massoud Pedram,et al.  Register Allocation and Binding for Low Power , 1995, 32nd Design Automation Conference.

[31]  S. Kung,et al.  VLSI Array processors , 1985, IEEE ASSP Magazine.

[32]  Wayne H. Wolf,et al.  TGFF: task graphs for free , 1998, Proceedings of the Sixth International Workshop on Hardware/Software Codesign. (CODES/CASHE'98).

[33]  Alice C. Parker,et al.  3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.

[34]  Martin D. F. Wong,et al.  Simultaneous functional-unit binding and floorplanning , 1994, ICCAD '94.

[35]  Hai Zhou,et al.  Interconnect estimation without packing via ACG floorplans , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[36]  Niraj K. Jha,et al.  SCALP: an iterative-improvement-based low-power data path synthesis system , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[37]  Niraj K. Jha,et al.  Interconnect-aware low-power high-level synthesis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[38]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[39]  Alex Orailoglu,et al.  Microarchitectural synthesis of performance-constrained, low-power VLSI designs , 2002, TODE.

[40]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[41]  Larry J. Stockmeyer,et al.  Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..

[42]  Niraj K. Jha,et al.  High-level synthesis of low-power control-flow intensive circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[43]  Niraj K. Jha,et al.  Behavioral synthesis for low power , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[44]  Hai Zhou,et al.  ACG-adjacent constraint graph for general floorplans , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[45]  Emmanuel Casseau,et al.  Interconnect Cost Control during High-Level Synthesis , 2000 .

[46]  Kia Bazargan,et al.  Hierarchical global floorplacement using simulated annealing and network flow area migration , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[47]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.