A Variation-Tolerant, Sneak-Current-Compensated Readout Scheme for Cross-Point Memory Based on Two-Port Sensing Technique

A variation-tolerant and sneak-current-free readout technique for cross-point non-volatile memory is presented. The proposed readout circuit has a sneak current compensation port, which collects sneak current information from multiple unselected cells, and efficiently cancels it out without delay and area overhead. In addition, this scheme averages out the random mismatches in the unselected cells so that the variation in sneak current does not affect the random read-current distribution. The proposed technique is verified using a generic device model, and the results show that the sneak current is completely compensated without sacrificing variation of the sensing current.

[1]  Liang Chang,et al.  PRESCOTT: Preset-based cross-point architecture for spin-orbit-torque magnetic random access memory , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[2]  Deog-Kyoon Jeong,et al.  A crossbar resistance switching memory readout scheme with sneak current cancellation based on a two-port current-mode sensing. , 2016, Nanotechnology.

[3]  Annie Foong,et al.  Storage As Fast As Rest of the System , 2016, 2016 IEEE 8th International Memory Workshop (IMW).

[4]  Yeong Jae Kwon,et al.  Double‐Layer‐Stacked One Diode‐One Resistive Switching Memory Crossbar Array with an Extremely High Rectification Ratio of 109 , 2017 .

[5]  Rajeev Balasubramonian,et al.  Improving memristor memory with sneak current sharing , 2015, 2015 33rd IEEE International Conference on Computer Design (ICCD).

[6]  Kee-Won Kwon,et al.  A Reliable Cross-Point MLC ReRAM with Sneak Current Compensation , 2015, 2015 IEEE International Memory Workshop (IMW).

[7]  Wei Yi,et al.  AC sense technique for memristor crossbar , 2012 .

[8]  Khaled N. Salama,et al.  Compensated Readout for High-Density MOS-Gated Memristor Crossbar Array , 2015, IEEE Transactions on Nanotechnology.

[9]  Duane Mills,et al.  19.7 A 16Gb ReRAM with 200MB/s write and 1GB/s read in 27nm technology , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[10]  Uri C. Weiser,et al.  MAGIC—Memristor-Aided Logic , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Deog-Kyoon Jeong,et al.  Extension of Two-Port Sneak Current Cancellation Scheme to 3-D Vertical RRAM Crossbar Array , 2017, IEEE Transactions on Electron Devices.

[12]  Tao Zhang,et al.  Overcoming the challenges of crossbar resistive memory architectures , 2015, 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA).

[13]  S. Jo,et al.  Cross-Point Resistive RAM Based on Field-Assisted Superlinear Threshold Selector , 2015, IEEE Transactions on Electron Devices.

[14]  Meng-Fan Chang,et al.  19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[15]  N. Righos,et al.  A stackable cross point Phase Change Memory , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[16]  Heng-Yuan Lee,et al.  Highly Reliable Two-Step Charge-Pump Read Scheme for 1.5 F2/Bit Nonlinear Sub-Teraohm 0TNR Vertical ReRAM , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.