X/Ku Band CMOS LNA Design Techniques

This paper reports two 11 GHz low-noise amplifiers (LNA) in 0.18mum CMOS technology. A cascade two stage LNA achieves 12 dB of power gain, 3.5 dB of noise figure, and an input/output match of -15 dB/-27 dB at 11GHz, while consuming 28mA from 1.8V supply. The second LNA is a modified cascode amplifier and it achieves 8 dB of gain, 3.1 dB of noise figure, and an input/output match of -12 dB/-15 dB at 11GHz, consuming 18mA from the 1.8V supply. The paper also discusses design considerations such the effects of layout on frequency tuning and noise

[1]  R.W. Brodersen,et al.  Millimeter-wave CMOS design , 2005, IEEE Journal of Solid-State Circuits.

[2]  A. Hajimiri,et al.  A 77GHz 4-Element Phased Array Receiver with On-Chip Dipole Antennas in Silicon , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  J.R. Long,et al.  A low-voltage 5.1-5.8-GHz image-reject downconverter RF IC , 2000, IEEE Journal of Solid-State Circuits.

[4]  T.H. Lee,et al.  A 1.5 V, 1.5 GHz CMOS low noise amplifier , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[5]  A.M. Niknejad,et al.  Modeling of passive elements with ASITIC , 2002, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280).