论文信息 - 19 GHz monolithic integrated clock recovery using PLL and 0.3 /spl mu/m gate-length quantum-well HEMTs

19 GHz monolithic integrated clock recovery using PLL and 0.3 /spl mu/m gate-length quantum-well HEMTs

ICs for optical data links have been developed for bit rates between 10 and 200 Gb/s. The only exception was the clock recovery (CR) IC at these high bit rates. In fact, the IC realization of CR is generally accepted as the weak point of high-speed system integration. While the bit rates of some ICs reach up to 40 Gb/s, monolithic ICs for a full CR function are limited to 2.5 Gb/s. The monolithic IC described here, for CR with a PLL including a full-balanced VCO, is based on the IC reported by Wang et. al. (1993). Clock frequencies up to 19 GHz are recovered with the IC reported here.<<ETX>>

[1] Hans Ransijn,et al. A 2.5 Gb/s GaAs Clock and Data Regenerator I.C. , 1990, ESSCIRC '90: Sixteenth European Solid-State Circuits Conference.

[2] Hans-Martin Rein,et al. 25 to 40 Gb/s Si ICs in selective epitaxial bipolar technology , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4] Manfred Berroth,et al. 7.5 Gb/s monolithically integrated clock recovery circuit using PLL and 0.3-/spl mu/m gate length quantum well HEMT's , 1994 .

[5] K. W. Martin,et al. A 6-GHz integrated phase-locked loop using AlGaAs/GaAs heterojunction bipolar transistors , 1992 .