Memristive Quantized Neural Networks: A Novel Approach to Accelerate Deep Learning On-Chip.

Existing deep neural networks (DNNs) are computationally expensive and memory intensive, which hinder their further deployment in novel nanoscale devices and applications with lower memory resources or strict latency requirements. In this paper, a novel approach to accelerate on-chip learning systems using memristive quantized neural networks (M-QNNs) is presented. A real problem of multilevel memristive synaptic weights due to device-to-device (D2D) and cycle-to-cycle (C2C) variations is considered. Different levels of Gaussian noise are added to the memristive model during each adjustment. Another method of using memristors with binary states to build M-QNNs is presented, which suffers from fewer D2D and C2C variations compared with using multilevel memristors. Furthermore, methods of solving the sneak path issues in the memristive crossbar arrays are proposed. The M-QNN approach is evaluated on two image classification datasets, that is, ten-digit number and handwritten images of mixed National Institute of Standards and Technology (MNIST). In addition, input images with different levels of zero-mean Gaussian noise are tested to verify the robustness of the proposed method. Another highlight of the proposed method is that it can significantly reduce computational time and memory during the process of image recognition.

[1]  Yurong Chen,et al.  Network Sketching: Exploiting Binary Structure in Deep CNNs , 2017, 2017 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[2]  Zhanshan Wang,et al.  Exponential Stabilization of Memristive Neural Networks via Saturating Sampled-Data Control , 2017, IEEE Transactions on Cybernetics.

[3]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[4]  Byoung Hun Lee,et al.  Neuromorphic Hardware System for Visual Pattern Recognition With Memristor Array and CMOS Neuron , 2015, IEEE Transactions on Industrial Electronics.

[5]  M. Marinella,et al.  A non-volatile organic electrochemical device as a low-voltage artificial synapse for neuromorphic computing. , 2017, Nature materials.

[6]  Guigang Zhang,et al.  Deep Learning , 2016, Int. J. Semantic Comput..

[7]  Luca Benini,et al.  YodaNN: An Architecture for Ultralow Power Binary-Weight CNN Acceleration , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Leon O. Chua,et al.  A Circuit-Based Learning Architecture for Multilayer Neural Networks With Memristor Bridge Synapses , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Xiaoping Wang,et al.  A Novel Design for Memristor-Based Logic Switch and Crossbar Circuits , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Shimeng Yu,et al.  A SPICE Compact Model of Metal Oxide Resistive Switching Memory With Variations , 2012, IEEE Electron Device Letters.

[11]  Shimeng Yu,et al.  A Compact Model for Metal–Oxide Resistive Random Access Memory With Experiment Verification , 2016, IEEE Transactions on Electron Devices.

[12]  Eby G. Friedman,et al.  Memristive Model for Synaptic Circuits , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Khaled N. Salama,et al.  Memristor-based memory: The sneak paths problem and solutions , 2013, Microelectron. J..

[14]  Yu Wang,et al.  MNSIM: Simulation Platform for Memristor-Based Neuromorphic Computing System , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Jiaming Zhang,et al.  Analogue signal and image processing with large memristor crossbars , 2017, Nature Electronics.

[16]  Ran El-Yaniv,et al.  Binarized Neural Networks , 2016, ArXiv.

[17]  Hassan Mostafa,et al.  A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Shimeng Yu,et al.  Neuro-Inspired Computing With Emerging Nonvolatile Memorys , 2018, Proceedings of the IEEE.

[19]  Zhigang Zeng,et al.  Multistability of Recurrent Neural Networks With Nonmonotonic Activation Functions and Unbounded Time-Varying Delays , 2018, IEEE Transactions on Neural Networks and Learning Systems.

[20]  Avinoam Kolodny,et al.  Memristor-Based Multilayer Neural Networks With Online Gradient Descent Training , 2015, IEEE Transactions on Neural Networks and Learning Systems.

[21]  F. Lombardi,et al.  Design of a Hybrid Memory Cell Using Memristance and Ambipolarity , 2013, IEEE Transactions on Nanotechnology.

[22]  Eby G. Friedman,et al.  Memristor-Based Circuit Design for Multilayer Neural Networks , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[23]  Eby G. Friedman,et al.  Synaptic Characteristics of Ag/AgInSbTe/Ta-Based Memristor for Pattern Recognition Applications , 2017, IEEE Transactions on Electron Devices.

[24]  Kyeong-Sik Min,et al.  New Memristor-Based Crossbar Array Architecture with 50-% Area Reduction and 48-% Power Saving for Matrix-Vector Multiplication of Analog Neuromorphic Computing , 2014 .

[25]  Peng Lin,et al.  Fully memristive neural networks for pattern classification with unsupervised learning , 2018 .

[26]  Eby G. Friedman,et al.  VTEAM – A General Model for Voltage Controlled Memristors , 2014 .

[27]  Seok-Jin Ham,et al.  Neuromorphic crossbar circuit with nanoscale filamentary-switching binary memristors for speech recognition , 2014, Nanoscale Research Letters.

[28]  Qing Wu,et al.  Efficient and self-adaptive in-situ learning in multilayer memristor neural networks , 2018, Nature Communications.

[29]  Chris Yakopcic,et al.  Memristor crossbar deep network implementation based on a Convolutional neural network , 2016, 2016 International Joint Conference on Neural Networks (IJCNN).

[30]  Masahide Matsumoto,et al.  A 130.7mm2 2-layer 32Gb ReRAM memory device in 24nm technology , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[31]  Huaguang Zhang,et al.  Quasi-Synchronization of Delayed Memristive Neural Networks via Region-Partitioning-Dependent Intermittent Control , 2019, IEEE Transactions on Cybernetics.

[32]  Hyunsang Hwang,et al.  Neuromorphic Character Recognition System With Two PCMO Memristors as a Synapse , 2014, IEEE Transactions on Industrial Electronics.

[33]  Yoshua Bengio,et al.  BinaryNet: Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1 , 2016, ArXiv.

[34]  Bernabe Linares-Barranco,et al.  A Hybrid CMOS-Memristor Neuromorphic Synapse , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[35]  Chris Yakopcic,et al.  On-chip training of memristor crossbar based multi-layer neural networks , 2017, Microelectron. J..

[36]  Ali Farhadi,et al.  XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks , 2016, ECCV.

[37]  Zhiwei Li,et al.  Binary neural network with 16 Mb RRAM macro chip for classification and online training , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[38]  Jian Sun,et al.  Deep Residual Learning for Image Recognition , 2015, 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[39]  Jian Cheng,et al.  Quantized CNN: A Unified Approach to Accelerate and Compress Convolutional Networks , 2018, IEEE Transactions on Neural Networks and Learning Systems.

[40]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[41]  Ajay Joshi,et al.  Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[42]  Pritish Narayanan,et al.  Equivalent-accuracy accelerated neural-network training using analogue memory , 2018, Nature.

[43]  Wei D. Lu,et al.  Sparse coding with memristor networks. , 2017, Nature nanotechnology.

[44]  L. Chua Memristor-The missing circuit element , 1971 .

[45]  Yanwen Guo,et al.  A Novel Design for a Memristor-Based or Gate , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[46]  J. Yang,et al.  Robust memristors based on layered two-dimensional materials , 2018, 1801.00530.

[47]  D. Stewart,et al.  The missing memristor found , 2008, Nature.

[48]  Ligang Gao,et al.  Demonstration of Convolution Kernel Operation on Resistive Cross-Point Array , 2016, IEEE Electron Device Letters.

[49]  Song Han,et al.  Deep Compression: Compressing Deep Neural Network with Pruning, Trained Quantization and Huffman Coding , 2015, ICLR.

[50]  Yoshua Bengio,et al.  Training deep neural networks with low precision multiplications , 2014 .

[51]  George Tzanetakis,et al.  Espresso: Efficient Forward Propagation for BCNNs , 2017, ArXiv.

[52]  Chung Lam,et al.  Training a Probabilistic Graphical Model With Resistive Switching Electronic Synapses , 2016, IEEE Transactions on Electron Devices.

[53]  Jian Cheng,et al.  Quantized Convolutional Neural Networks for Mobile Devices , 2015, 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR).

[54]  Yu Wang,et al.  Binary convolutional neural network on RRAM , 2017, 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC).

[55]  Chao Du,et al.  Feature Extraction Using Memristor Networks , 2016, IEEE Transactions on Neural Networks and Learning Systems.

[56]  Catherine E. Graves,et al.  Low-Power, Self-Rectifying, and Forming-Free Memristor with an Asymmetric Programing Voltage for a High-Density Crossbar Application. , 2016, Nano letters.

[57]  Catherine Graves,et al.  Dot-product engine for neuromorphic computing: Programming 1T1M crossbar to accelerate matrix-vector multiplication , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[58]  Sung-Mo Kang,et al.  Complementary Resistive Switch-Based Smart Sensor Search Engine , 2014 .