High-Speed 501-Stage DCFL GaN Ring Oscillator Circuits

Direct-coupled field-effect transistor (FET) logic inverters and 501-stage ring oscillators (ROs) are fabricated using highly scaled GaN heterojunction FET with gate lengths of 20 and 40 nm. A 40-nm gate-length E/D inverter has logic-low and logic-high noise margins of 0.465 and 1.59 V, respectively, and a logic voltage swing of 2.38 V measured at Vdd = 2.5 V. The corresponding 40-nm 501-stage RO frequency and stage delay are 0.067 GHz and 15 ps, whereas the frequency and stage delay of a 20-nm RO are 0.133 GHz and 7.5 ps. The yield of the 20-nm 501-stage RO circuits is 52% across a 3-in diameter wafer. With 1006 transistors, the 501-stage ROs represent the highest level of transistor integration to date for a GaN circuit, whereas the stage delay is the shortest reported for a GaN digital circuit.

[1]  A. Schmitz,et al.  Deeply-scaled self-aligned-gate GaN DH-HEMTs with ultrahigh cutoff frequency , 2011, 2011 International Electron Devices Meeting.

[2]  Zhenchuan Yang,et al.  High-Temperature Operation of AlGaN/GaN HEMTs Direct-Coupled FET Logic (DCFL) Integrated Circuits , 2007, IEEE Electron Device Letters.

[3]  Yong Cai,et al.  Monolithically Integrated Enhancement/Depletion-Mode AlGaN/GaN HEMT Inverters and Ring Oscillators Using$hboxCF_4$Plasma Treatment , 2006, IEEE Transactions on Electron Devices.

[4]  Xiang Gao,et al.  InAlN/AlN/GaN HEMTs With Regrown Ohmic Contacts and $f_{T}$ of 370 GHz , 2012, IEEE Electron Device Letters.

[5]  Patrick Fay,et al.  High-performance monolithically-integrated E/D mode InAlN/AlN/GaN HEMTs for mixed-signal applications , 2010, 2010 International Electron Devices Meeting.

[6]  I. Adesida,et al.  Enhancement-mode InP-based HEMT devices and applications , 1998, Conference Proceedings. 1998 International Conference on Indium Phosphide and Related Materials (Cat. No.98CH36129).

[7]  M. Vinet,et al.  High performance extremely thin SOI (ETSOI) hybrid CMOS with Si channel NFET and strained SiGe channel PFET , 2012, 2012 International Electron Devices Meeting.

[8]  E. Beam,et al.  Monolithically integrated E/D-mode InAlN HEMTs with ƒt/ƒmax > 200/220 GHz , 2012, Device Research Conference.

[9]  U. Mishra,et al.  N-polar GaN/InAlN MIS-HEMT with 400-GHz ƒmax , 2012, 70th Device Research Conference.

[10]  I. Adesida,et al.  Fabrication and characterization of an InAlAs/InGaAs/InP ring oscillator using integrated enhancement- and depletion-mode high-electron mobility transistors , 1997, IEEE Electron Device Letters.

[11]  Adele E. Schmitz,et al.  GaN enhancement/depletion-mode FET logic for mixed signal applications , 2005 .

[12]  A. Schmitz,et al.  Self-aligned-gate GaN-HEMTs with heavily-doped n+-GaN ohmic contacts to 2DEG , 2012, 2012 International Electron Devices Meeting.

[13]  M. Micovic,et al.  Monolithic Integration of Enhancement- and Depletion-Mode AlN/GaN/AlGaN DHFETs by Selective MBE Regrowth , 2011, IEEE Transactions on Electron Devices.