FFT utilizing Modified SQRT CSLA and Proposed 5:3 & 9:4 Compressor
暂无分享,去创建一个
[1] J. C. W. A. Costa,et al. VHDL Implementation of a Flexible and Synthesizable FFT Processor , 2012, IEEE Latin America Transactions.
[2] Chip-Hong Chang,et al. An area efficient 64-bit square root carry-select adder for low power applications , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[3] Harish M. Kittur,et al. Implementation of Vedic Multiplier for Digital Signal Processing , 2011 .
[4] Lee-Sup Kim,et al. 64-bit carry-select adder with reduced area , 2001 .
[5] Sumit R. Vaidya,et al. DELAY-POWER PERFORMANCE COMPARISON OF MULTIPLIERS IN VLSI CIRCUIT DESIGN , 2010 .
[6] M.-J. Hsiao,et al. Carry-select adder using single ripple-carry adder , 1998 .
[7] Himanshu Thapliyal,et al. VLSI implementation of RSA encryption system using ancient Indian Vedic mathematics , 2005, SPIE Microtechnologies.
[8] S. R. Rupanagudi,et al. Novel high speed vedic mathematics multiplier using compressors , 2013, 2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s).
[9] Purushottam D. Chidgupkar,et al. The Implementation of Vedic Algorithms in Digital Signal Processing* , 2005 .
[10] Mathias Beike,et al. Digital Integrated Circuits A Design Perspective , 2016 .