r Superscalar Processors ate Register File Sc
暂无分享,去创建一个
[1] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.
[2] R. M. Tomasulo,et al. An efficient algorithm for exploiting multiple arithmetic units , 1995 .
[3] Robert P. Colwell,et al. A VLIW architecture for a trace scheduling compiler , 1987, ASPLOS 1987.
[4] Michael D. Smith,et al. Limits on multiple instruction issue , 1989, ASPLOS 1989.
[5] Michael D. Smith,et al. Boosting beyond static scheduling in a superscalar processor , 1990, ISCA '90.
[6] Scott A. Mahlke,et al. The Importance of Prepass Code Scheduling for Superscalar and Superpipelined Processors , 1995, IEEE Trans. Computers.
[7] Michael D. Smith,et al. Efficient superscalar performance through boosting , 1992, ASPLOS V.
[8] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[9] Scott Mahlke,et al. Sentinel scheduling: a model for compiler-controlled speculative execution , 1993 .
[10] Gurindar S. Sohi,et al. Instruction issue logic for high-performance, interruptable pipelined processors , 1987, ISCA '98.
[11] David W. Wall,et al. Limits of instruction-level parallelism , 1991, ASPLOS IV.
[12] Susan J. Eggers,et al. Integrating register allocation and instruction scheduling for RISCs , 1991, ASPLOS IV.
[13] William M. Johnson,et al. Super-scalar processor design , 1989 .
[14] Scott Mahlke,et al. Effective compiler support for predicated execution using the hyperblock , 1992, MICRO 1992.
[15] Yale N. Patt,et al. Critical issues regarding HPS, a high performance microarchitecture , 1985, MICRO 18.
[16] Scott A. Mahlke,et al. IMPACT: an architectural framework for multiple-instruction-issue processors , 1991, ISCA '91.
[17] Gregory J. Chaitin,et al. Register allocation & spilling via graph coloring , 1982, SIGPLAN '82.
[18] James R. Goodman,et al. Code scheduling and register allocation in large basic blocks , 2014, ICS 25th Anniversary.
[19] N. Irie,et al. SIMP (Single Instruction stream/Multiple instruction Pipelining): a novel high-speed single-processor architecture , 1989, ISCA '89.
[20] Ron Y. Pinter,et al. Spill code minimization techniques for optimizing compliers , 1989, PLDI '89.