Exploring Large-Scale CMP Architectures Using ManySim

Building a large-scale CMP platform requires a deep investigation of core performance impact, cache hierarchy implications, and on- and off-die bandwidth requirements. simulation speed and flexibility constitute fundamental challenges in such an evaluation. ManySim, a trace-based simulation infrastructure, provides first-order architectural insights into LCMP platforms' performance potential and scalability bottlenecks.

[1]  James Laudon,et al.  Performance/Watt: the new server focus , 2005, CARN.

[2]  Ravi R. Iyer,et al.  CQoS: a framework for enabling QoS in shared caches of CMP platforms , 2004, ICS '04.

[3]  Ramesh Illikkal,et al.  ASPEN: towards effective simulation of threads & engines in evolving platforms , 2004, The IEEE Computer Society's 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, 2004. (MASCOTS 2004). Proceedings..

[4]  David I. August,et al.  Microarchitectural exploration with Liberty , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[5]  Lixin Zhang,et al.  Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors , 2005, ISCA 2005.

[6]  Marc Tremblay,et al.  High-performance throughput computing , 2005, IEEE Micro.

[7]  Gil Neiger,et al.  Intel virtualization technology , 2005, Computer.

[8]  Kunle Olukotun,et al.  The case for a single-chip multiprocessor , 1996, ASPLOS VII.

[9]  Dean M. Tullsen,et al.  Interconnections in multi-core architectures: understanding mechanisms, overheads and scaling , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[10]  Zeshan Chishti,et al.  Optimizing replication, communication, and capacity allocation in CMPs , 2005, 32nd International Symposium on Computer Architecture (ISCA'05).

[11]  T. N. Vijaykumar,et al.  Distance associativity for high-performance energy-efficient non-uniform cache architectures , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..

[12]  Kunle Olukotun,et al.  Niagara: a 32-way multithreaded Sparc processor , 2005, IEEE Micro.

[13]  Srihari Makineni,et al.  Exploring the cache design space for large scale CMPs , 2005, CARN.