Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes
暂无分享,去创建一个
T. Sansaloni | Javier Valls-Coquillat | Ma José Canet | Fabian Angarita | J. Valls-Coquillat | M. J. Canet | T. Sansaloni | F. Angarita
[1] Martin J. Wainwright,et al. A 47 Gb/s LDPC decoder with improved low error rate performance , 2009, 2009 Symposium on VLSI Circuits.
[2] Marc P. C. Fossorier,et al. Shuffled iterative decoding , 2005, IEEE Transactions on Communications.
[3] Marc P. C. Fossorier,et al. Quasi-Cyclic Low-Density Parity-Check Codes From Circulant Permutation Matrices , 2004, IEEE Trans. Inf. Theory.
[4] Naresh R. Shanbhag,et al. High-throughput LDPC decoders , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[5] C.-J. Richard Shi,et al. Sliced Message Passing: High Throughput Overlapped Decoding of High-Rate Low-Density Parity-Check Codes , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Frank R. Kschischang,et al. Power Reduction Techniques for LDPC Decoders , 2008, IEEE Journal of Solid-State Circuits.
[7] Ajay Dholakia,et al. Reduced-complexity decoding of LDPC codes , 2005, IEEE Transactions on Communications.
[8] David J. C. MacKay,et al. Good Error-Correcting Codes Based on Very Sparse Matrices , 1997, IEEE Trans. Inf. Theory.
[9] Hideki Imai,et al. Reduced complexity iterative decoding of low-density parity check codes based on belief propagation , 1999, IEEE Trans. Commun..
[10] Robert Michael Tanner,et al. A recursive approach to low complexity codes , 1981, IEEE Trans. Inf. Theory.
[11] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[12] A. J. Blanksby,et al. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.
[13] Ieee Microwave Theory,et al. Part 16: Air Interface for Fixed and Mobile Broadband Wireless Access Systems — Amendment for Physical and Medium Access Control Layers for Combined Fixed and Mobile Operation in Licensed Bands , 2003 .
[14] Shu Lin,et al. A class of low-density parity-check codes constructed based on Reed-Solomon codes with two information symbols , 2003, IEEE Communications Letters.
[15] Zhongfeng Wang,et al. Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[16] Tinoosh Mohsenin,et al. Multi-Split-Row Threshold decoding implementations for LDPC codes , 2009, 2009 IEEE International Symposium on Circuits and Systems.
[17] Zhongfeng Wang,et al. Decoder Design for RS-Based LDPC Codes , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.
[18] Frank R. Kschischang,et al. Multi-Gbit/sec low density parity check decoders with reduced interconnect complexity , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[19] Andrew J. Blanksby,et al. Parallel decoding architectures for low density parity check codes , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[20] Tong Zhang,et al. Area-Efficient Min-Sum Decoder Design for High-Rate Quasi-Cyclic Low-Density Parity-Check Codes in Magnetic Recording , 2007, IEEE Transactions on Magnetics.