A 64B CPU Pair: Dual- and Single-Processor Chips

Two Powertrade-architecture 64b microprocessor chips are fabricated in 90nm dual strained-silicon SOI technology. The dual-processor chip has split clock domains and power planes, 1 MB L2 cache per core and a shared processor interconnect bus. The single-processor chip shares the dual's basic core and cache design

[1]  Peter A. Sandon,et al.  PowerPC 970 in 130nm and 90nm technologies , 2004 .

[2]  A. Haridass,et al.  IBM Power5 bus designs for on- and off-module connections , 2004, Electrical Performance of Electronic Packaging - 2004.

[3]  C. Lichtenau,et al.  PowerTune: advanced frequency and power scaling on 64b PowerPC microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  G. Burbach,et al.  Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[5]  P.J. Restle,et al.  Timing uncertainty measurements on the Power5 microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).