An efficient 5/3-DWT based embedded compression algorithm for H.264 high definition decoder

To reduce the external memory cost, an efficient 5/3-DWT based embedded compression algorithm is proposed for H.264 decoder. Decoded frames are decomposed into 4×4 blocks which are then compressed into 32-bit or 64-bit segments. The algorithm achieves compression ratio of 28∼33% just with a slight quality degradation.

[1]  P.H.N. de With,et al.  An MPEG Decoder with Embedded Compression for Memory Reduction , 1998, International 1998 Conference on Consumer Electronics.

[2]  Tae Young Lee,et al.  A new frame-recompression algorithm and its hardware design for MPEG-2 video decoders , 2003, IEEE Trans. Circuits Syst. Video Technol..

[3]  Tsung-Han Tsai,et al.  An efficient embedded compression algorithm using adjusted binary code method , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[4]  Liang-Gee Chen,et al.  Multi-mode embedded compression codec engine for power-aware video coding system , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[5]  Hyuk-Jae Lee,et al.  A New Frame Recompression Algorithm Integrated with H.264 Video Compression , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[6]  Eero P. Simoncelli,et al.  Image quality assessment: from error visibility to structural similarity , 2004, IEEE Transactions on Image Processing.

[7]  J. Tajime,et al.  A Memory Compression Method for Avoiding Perceivable Distortion Due to Intra-Prediction in H.264 Decoders , 2007, 2007 Digest of Technical Papers International Conference on Consumer Electronics.