SRAM cell with better read and write stability with Minimum area

This paper describes a novel SRAM architecture to improve read and write stability. Read stability is enhanced by increasing $\beta$ ratio to 4 and write stability is enhanced by storage node charging and discharging through two transistors. The proposed 8T SRAM architecture is compared with Conventional 6T, decoupled 8T SRAM cell and 10T SRAM cell. 6T SRAM cell required 584.1mV word line voltage to write data into a cell at 1.2V supply voltage whereas the proposed SRAM cell requires only 512.8mV, leakage power is close to leakage power of 6T SRAM cell.

[1]  Ghasem Pasandi,et al.  A new sub-threshold 7T SRAM cell design with capability of bit-interleaving in 90 nm CMOS , 2013, 2013 21st Iranian Conference on Electrical Engineering (ICEE).

[2]  Volkan Kursun,et al.  Low power and robust 7T dual-Vt SRAM circuit , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[3]  Masahiro Nomura,et al.  A read-static-noise-margin-free SRAM cell for low-VDD and high-speed applications , 2006, IEEE Journal of Solid-State Circuits.

[4]  Mohammad Sharifkhani,et al.  Segmented Virtual Ground Architecture for Low-Power Embedded SRAM , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Yong Li,et al.  Single-ended, robust 8T SRAM cell for low-voltage operation , 2013, Microelectron. J..

[6]  Kaushik Roy,et al.  Ultralow-Voltage Process-Variation-Tolerant Schmitt-Trigger-Based SRAM Design , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Sied Mehdi Fakhraie,et al.  An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs , 2014, IEEE Transactions on Electron Devices.

[8]  Qi Li,et al.  A 5.61 pJ, 16 kb 9T SRAM with single-ended equalized bitlines and fast local write-back for cell stability improvement , 2012, 2012 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[9]  Ping Wang,et al.  Variability in sub-100nm SRAM designs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[10]  Magdy A. Bayoumi,et al.  Novel 7T sram cell for low power cache design , 2005, Proceedings 2005 IEEE International SOC Conference.

[11]  R.H. Dennard,et al.  An 8T-SRAM for Variability Tolerance and Low-Voltage Operation in High-Performance Caches , 2008, IEEE Journal of Solid-State Circuits.

[12]  Zhiyu Liu,et al.  Characterization of a Novel Nine-Transistor SRAM Cell , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  K. Takeda,et al.  A read-static-noise-margin-free SRAM cell for low-V/sub dd/ and high-speed applications , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[14]  Ching-Te Chuang,et al.  SRAM Write-Ability Improvement With Transient Negative Bit-Line Voltage , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Sei Seung Yoon,et al.  A robust single supply voltage SRAM read assist technique using selective precharge , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[16]  M. Yamaoka,et al.  A cell-activation-time controlled SRAM for low-voltage operation in DVFS SoCs using dynamic stability analysis , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[17]  Anantha Chandrakasan,et al.  A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V , 2011, 2011 IEEE International Solid-State Circuits Conference.

[18]  Meng-Fan Chang,et al.  A 130 mV SRAM With Expanded Write and Read Margins for Subthreshold Applications , 2011, IEEE Journal of Solid-State Circuits.

[19]  Sied Mehdi Fakhraie,et al.  A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.