PAAS: A system level simulator for heterogeneous computing architectures
暂无分享,去创建一个
[1] Jason Cong,et al. ARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architecture (Abstact Only) , 2016, FPGA.
[2] Franz Franchetti,et al. Computer Generation of Hardware for Linear Digital Signal Processing Transforms , 2012, TODE.
[3] Gu-Yeon Wei,et al. Co-designing accelerators and SoC interfaces using gem5-Aladdin , 2016, 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[4] Luca Benini,et al. Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ , 2013 .
[5] Yu Wang,et al. Online scheduling for FPGA computation in the Cloud , 2014, 2014 International Conference on Field-Programmable Technology (FPT).
[6] Jason Cong,et al. ARAPrototyper: Enabling Rapid Prototyping and Evaluation for Accelerator-Rich Architectures , 2016, ArXiv.
[7] Stephen Neuendorffer,et al. Building zynq® accelerators with Vivado® high level synthesis , 2013, FPGA '13.
[8] Jeffrey Stuecheli,et al. CAPI: A Coherent Accelerator Processor Interface , 2015, IBM J. Res. Dev..
[9] David A. Wood,et al. gem5-gpu: A Heterogeneous CPU-GPU Simulator , 2015, IEEE Computer Architecture Letters.
[10] Wei Zhang,et al. HeteroSim: A heterogeneous CPU-FPGA simulator , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).
[11] Gilles Sassatelli,et al. Accuracy evaluation of GEM5 simulator system , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).
[12] Nikil D. Dutt,et al. Efficient utilization of scratch-pad memory in embedded processor applications , 1997, Proceedings European Design and Test Conference. ED & TC 97.