The proposed nanometre-sized electronic devices are generally expected to show an increased probability of errors both in manufacturing and in service. Hence, there is a need to use fault-tolerant techniques in order to make reliable information processing systems out of those devices. Here we examine and compare four fault-tolerant techniques: R-fold multiple redundancy; cascaded triple modular redundancy; von Neumann's multiplexing method; and a reconfigurable computer technique. It is shown that the reconfiguration technique is the most effective technique, able to cope with manufacturing defect rates of the order of 0.01-0.1, but the technique requires enormous amounts of redundancy, of the order of 103-105. However, in the case of transient errors, multiple modular redundancy and multiplexing are the only feasible options.
[1]
J. von Neumann,et al.
Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components
,
1956
.
[2]
P. G. Depledge.
Fault-tolerant computer systems
,
1981
.
[3]
Gregory S. Snider,et al.
A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology
,
1998
.
[4]
Miodrag Potkonjak,et al.
Low overhead fault-tolerant FPGA systems
,
1998,
IEEE Trans. Very Large Scale Integr. Syst..
[5]
Edward J. McCluskey,et al.
Common-mode failures in redundant VLSI systems: a survey
,
2000,
IEEE Trans. Reliab..