Field programmable gate array based radar front-end digital signal processing

As Field programmable Gate Array (FPGA) technology has steadily improved, FPGAs are now viable alternatives to other technology implementations for high-speed classes of digital signal processing (DSP) applications. In particular, radar front-end signal processing, an application formerly dominated by custom very large scale integration (VLSI) chips, may now be a prime candidate for migration to FPCA technology. As this paper demonstrates, current FPGA devices have the power and capacity to implement a FIR filter with the performance and specifications of an existing, in-system, front-end signal processing custom VLSI chip. A 512-tap, 18-bit FIR filter was built that could achieve sample rates of 5 MHz (with a clock rate of at least 40 MHz) using Xilinx Virtex FPGA technology, and was demonstrated through simulation. Distributed arithmetic was determined to be the most optimal structure for a FPGA FIR design, although future research may show that fast FIR algorithms or filtering in the frequency domain might give better results.

[1]  Brad Hutchings,et al.  The flexibility of configurable computing , 1998 .

[2]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[3]  Alan V. Oppenheim,et al.  Discrete-time Signal Processing. Vol.2 , 2001 .

[4]  Scott Hauck,et al.  The roles of FPGAs in reprogrammable systems , 1998, Proc. IEEE.

[5]  Keshab K. Parhi,et al.  Low-Area/Power Parallel FIR Digital Filter Implementations , 1997, J. VLSI Signal Process..

[6]  Bede Liu.  Digital filters and the fast Fourier transform , 1975 .

[7]  H.L. Groginsky,et al.  A Pipeline Fast Fourier Transform , 1970, IEEE Transactions on Computers.

[8]  A. Oppenheim,et al.  Effects of finite register length in digital filtering and the fast Fourier transform , 1972 .

[9]  Che-Ho Wei,et al.  Efficient bit-level systolic array implementation of FIR and IIR digital filters , 1988, IEEE J. Sel. Areas Commun..

[10]  George W. Stimson,et al.  Introduction to Airborne Radar , 1983 .

[11]  Brad L. Hutchings,et al.  An Assessment of the Suitability of FPGA-Based Systems for Use in Digital Signal Processing , 1995, FPL.

[12]  Kaushik Roy,et al.  A coarse-grained FPGA architecture for high-performance FIR filtering , 1998, FPGA '98.

[13]  Gregory Ray Goslin,et al.  Guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performance , 1996, Other Conferences.

[14]  W. S. Song.  VLSI bit-level systolic array for radar front-end signal processing , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.

[15]  I. Xilinx,et al.  Virtex? 2. 5v field programmable gate arrays , 2000 .

[16]  Keshab K. Parhi,et al.  Efficient parallel FIR filter implementations using frequency spectrum characteristics , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[17]  Steven K. Knapp.  Using Programmable Logic to Accelerate DSP Functions , 1995 .

[18]  Duncan A. Buell,et al.  Splash 2 - FPGAs in a custom computing machine , 1996 .

[19]  Gregory Ray Goslin.  Implement DSP functions in FPGAs to reduce cost and boost performance. "EDN , 1996 .

[20]  James Ward,et al.  Space-time adaptive processing for airborne radar , 1998 .