Single Fault Models for Timed FSMs
暂无分享,去创建一个
M. Umit Uyar | Yu Wang | S.S. Batth | A. Wise | M.A. Fecko
[1] M. Ümit Uyar,et al. A method enabling feasible conformance test sequence generation for EFSM models , 2004, IEEE Transactions on Computers.
[2] Ferhat Khendek,et al. Timed test cases generation based on state characterization technique , 1998, Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279).
[3] Paul D. Amer,et al. A technique to generate feasible tests for communications systems with multiple timers , 2003, TNET.
[4] Samrat S. Batth,et al. Timing Fault Models for Systems with Multiple Timers , 2005, TestCom.
[5] Paul D. Amer,et al. Experience in developing and testing network protocol software using FDTs , 2003, Inf. Softw. Technol..