VLSI Design of Multi Standard Turbo Decoder for 3G and Beyond

Turbo decoding architectures have greater error correcting capability than any other known code. Due to their excellent performance turbo codes have been employed in several transmission systems such as CDMA2000, WCDMA (UMTS), ADSL, IEEE 802.16 metropolitan networks etc. The computation kernel of the algorithm is very similar and we have exploited this commonality for a turbo decoder VLSI design suitable for deployment using platform based system on chip methodologies. Turbo and Viterbi components of the unified array are also individually reconfigurable for different standards. This supports the 4G concept that user can be simultaneously connected to several access technologies (for example Wi-Fi, 3G, GSM etc.) and can seamlessly move between them. A new normalization scheme for turbo decoding is presented to suit reconfigurable mappings. We have also shown dynamic reconfiguration methodology for a context switch between turbo and Viterbi decoders which does not waste any clock cycles. The reconfigurable turbo decoder fabric is implemented reusing components of Viterbi decoder on a 180 nm UMC process technology.

[1]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[2]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[3]  Dariush Divsalar,et al.  Soft-output decoding algorithms for continuous decoding of parallel concatenated convolutional codes , 1996, Proceedings of ICC/SUPERCOMM '96 - International Conference on Communications.

[4]  Massimo Ruo Roch,et al.  VLSI architectures for turbo codes , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Jian Sun,et al.  The UMTS Turbo Code and an Efficient Decoder Implementation Suitable for Software-Defined Radios , 2001, Int. J. Wirel. Inf. Networks.

[6]  Norbert Wehn,et al.  Hardware/software trade-offs for advanced 3G channel coding , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[7]  Ran-Hong Yan,et al.  A unified turbo/viterbi channel decoder for 3GPP mobile wireless in 0.18 /spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  Xiao-Jun Zeng,et al.  Design and implementation of a turbo decoder for 3G W-CDMA systems , 2002, IEEE Trans. Consumer Electron..

[9]  Sanjay Attri,et al.  A simplified and efficient implementation of FPGA-based turbo decoder , 2003, Conference Proceedings of the 2003 IEEE International Performance, Computing, and Communications Conference, 2003..

[10]  Luciano Lavagno,et al.  Implementation of a UMTS turbo-decoder on a dynamically reconfigurable platform , 2004 .

[11]  Majid Ahmadi,et al.  A linear log-MAP algorithm for turbo decoding and turbo equalization , 2005, WiMob'2005), IEEE International Conference on Wireless And Mobile Computing, Networking And Communications, 2005..

[12]  Tughrul Arslan,et al.  A low energy VLSI design of random block interleaver for 3GPP turbo decoding , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[13]  Tughrul Arslan,et al.  A Reconfigurable Viterbi Decoder for a Communication Platform , 2006, 2006 International Conference on Field Programmable Logic and Applications.