Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes

Extending double-gate FinFET scaling to sub-10nm technology regime requires device-engineering techniques for countering the rise of direct source to drain tunneling (DSDT), edge direct tunneling (EDT) and short channel effects (SCE) that degrade FinFET I-V characteristics. Symmetric underlap is effective for eliminating EDT, diminishing DSDT, and lowering the fringe component of gate capacitance. However, excessive symmetric underlap also lowers the on-current, which is mainly due to thermionic emission. In this work, it is demonstrated that at sub-10nm node, asymmetric underlapped FinFETs with slightly longer underlap toward drain side than source side are superior to symmetric underlapped FinFETs due to further improvement in Ion/Ioff and reduction in gate-to-drain capacitance. Using quantum mechanical device simulations, FinFETs with various degrees of underlap have been analyzed for improvement in I-V characteristics. A FinFET model for circuit simulations has been constructed that captures the major sub-10nm leakage components, namely, thermionic emission, DSDT, EDT, direct gate oxide tunneling and its associated components. By simulating a 10-stage NAND circuit and a LEON3 processor with interconnect parasitics using these devices, it is shown that asymmetric underlap instead of symmetric underlap in sub-10nm FinFETs can offer lower energy consumption with improved performance for near-threshold logic and higher energy-efficiency for super-threshold logic operation.

[1]  C. Hu,et al.  Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation , 1994 .

[2]  Ying Zhang,et al.  Extension and source/drain design for high-performance FinFET devices , 2003 .

[3]  Jan M. Rabaey,et al.  Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.

[4]  Mark S. Lundstrom,et al.  Engineering Nanowire n-MOSFETs at $L_{g}<8~{\rm nm}$ , 2013, IEEE Transactions on Electron Devices.

[5]  M. Lundstrom,et al.  Does source-to-drain tunneling limit the ultimate scaling of MOSFETs? , 2002, Digest. International Electron Devices Meeting,.

[6]  Mark S. Lundstrom,et al.  The ballistic nanotransistor: a simulation study , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[7]  K. Saraswat,et al.  Analytical approximation of complex band structures for band-to-band tunneling models , 2011, 2011 International Conference on Simulation of Semiconductor Processes and Devices.

[8]  F. Moradi,et al.  Asymmetrically Doped FinFETs for Low-Power Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[9]  M. Staedele.  Influence of Source-drain Tunneling on the Subthreshold Behavior of sub-10nm Double-gate MOSFETs , 2002, 32nd European Solid-State Device Research Conference.

[10]  D. Vasileska,et al.  Quantum Transport Simulation of Experimentally Fabricated Nano-FinFET , 2007, IEEE Transactions on Electron Devices.

[11]  Hui Zhao,et al.  Analysis of the Effects of Fringing Electric Field on FinFET Device Performance and Structural Optimization Using 3-D Simulation , 2008, IEEE Transactions on Electron Devices.

[12]  Kaushik Roy,et al.  PETE : Purdue Emerging Technology Evaluator , 2007 .

[13]  Santosh Kumar Vishvakarma,et al.  Modeling and estimation of edge direct tunneling current for nanoscale metal gate (Hf/AlNx) symmetric double gate MOSFET , 2011, Microelectron. J..

[14]  S. Datta,et al.  The non-equilibrium Green's function (NEGF) formalism: An elementary introduction , 2002, Digest. International Electron Devices Meeting,.

[15]  Kaushik Roy,et al.  Asymmetric underlapped FinFET based robust SRAM design at 7nm node , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[16]  Chenming Hu,et al.  Direct tunneling leakage current and scalability of alternative gate dielectrics , 2002 .

[17]  T. Liu,et al.  Dopant-Segregated Schottky Source/Drain Double-Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime , 2009, IEEE Transactions on Electron Devices.

[18]  David Blaauw,et al.  Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits , 2010, Proceedings of the IEEE.

[19]  Gerhard Klimeck,et al.  On the Validity of the Parabolic Effective-Mass Approximation for the Current-Voltage Calculation of , 2005 .

[20]  H. Kosina,et al.  Atomistic simulations of low-field mobility in Si nanowires: Influence of confinement and orientation , 2011, 1108.4866.

[21]  Alireza Shafaei,et al.  5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[22]  Steven M. Nowick,et al.  ACM Journal on Emerging Technologies in Computing Systems , 2010, TODE.

[23]  Pedro Carpena,et al.  Energy dependence of the effective mass in the envelope-function approximation , 1998 .

[24]  Toshitsugu Sakamoto,et al.  Observation of source-to-drain direct tunneling current in 8 nm gate electrically variable shallow junction metal–oxide–semiconductor field-effect transistors , 2000 .

[25]  B.C. Paul,et al.  Modeling and optimization of fringe capacitance of nanoscale DGMOS devices , 2005, IEEE Transactions on Electron Devices.

[26]  Jeffrey Bokor,et al.  Extremely scaled silicon nano-CMOS devices , 2003, Proc. IEEE.

[27]  T. Mudge,et al.  Near Threshold Computing : Overcoming Performance Degradation from Aggressive Voltage Scaling , 2009 .

[28]  S. Koswatta,et al.  GIDL in Doped and Undoped FinFET Devices for Low-Leakage Applications , 2013, IEEE Electron Device Letters.

[29]  Kaushik Roy,et al.  Gate leakage reduction for scaled devices using transistor stacking , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[30]  K. Roy,et al.  Design space exploration of FinFETs in sub-10nm technologies for energy-efficient near-threshold circuits , 2013, 71st Device Research Conference.

[31]  M. Lundstrom,et al.  On the validity of the parabolic effective-mass approximation for the I-V calculation of silicon nanowire transistors , 2005, IEEE Transactions on Electron Devices.

[32]  C. Hu,et al.  Hole injection oxide breakdown model for very low voltage lifetime extrapolation , 1993, 31st Annual Proceedings Reliability Physics 1993.

[33]  K. Roy,et al.  Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[34]  Kaushik Roy,et al.  Atomistic tight-binding based evaluation of impact of gate underlap on source to drain tunneling in 5 nm gate length Si FinFETs , 2013, 71st Device Research Conference.

[35]  Jeffrey Bokor,et al.  Investigation of Gate-Induced Drain Leakage (GIDL) Current in Thin Body Devices: Single-Gate Ultra-Thin Body, Symmetrical Double-Gate, and Asymmetrical Double-Gate MOSFETs , 2003 .