Architecture and CAD for high-performance pipelined VLSI subsystems