Design, Simulation, and Testing of a CMOS Analog Decoder for the Block Length-40 UMTS Turbo Code

In this paper, we present an all-analog implementation of the rate-1/3, block length 40, universal mobile telecommunications system (UMTS) turbo decoder. The prototype was designed and fabricated in 0.35 m complementary metal–oxide–semiconductor technology and operates at 3.3 V. We also introduce a discrete-time first-order model for analog decoders which allows fast bit-error rate simulations, while taking into account circuit transient behavior and component mismatch. The model is applied to the rate-1/3 analog turbo decoder for UMTS defined in the Third Generation Partnership Project standard, and the discrete-time model predictions are compared with the decoder experimental performance and the transistor-level simulations. These results demonstrated that this model can be successfully used as a tool to both predict analog decoder performance and give design guidelines for complex decoders, for which circuit-level simulations are impractical.

[1]  Amir H. Banihashemi,et al.  On the dynamics of continuous-time analog iterative decoding , 2004, International Symposium onInformation Theory, 2004. ISIT 2004. Proceedings..

[2]  R.R. Harrison,et al.  CMOS analog MAP decoder for (8,4) Hamming code , 2004, IEEE Journal of Solid-State Circuits.

[3]  Barrie Gilbert,et al.  A precise four-quadrant multiplier with subnanosecond response , 1968, IEEE Solid-State Circuits Newsletter.

[4]  H. Loeliger,et al.  Probability propagation and decoding in analog VLSI , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[5]  George S. Moschytz,et al.  All–analog decoder for a binary (18,9,5) tail–biting trellis code , 1999 .

[6]  Yong-Bin Kim,et al.  Analog MAP decoder for (8, 4) Hamming code in subthreshold CMOS , 2001, Proceedings 2001 Conference on Advanced Research in VLSI. ARVLSI 2001.

[7]  Andrea Gerosa,et al.  Analog CMOS implementation of Gallager's iterative decoding algorithm applied to a block turbo code , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[8]  Andrea Gerosa,et al.  An all-analog CMOS implementation of a turbo decoder for hard-disk drive read channels , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Vincent C. Gaudet,et al.  Programmable interleaver design for analog iterative decoders , 2002 .

[10]  Hans-Andrea Loeliger,et al.  Probability propagation and decoding in analog VLSI , 2001, IEEE Trans. Inf. Theory.

[11]  Vincent C. Gaudet,et al.  Decoder IC with a Configurable Interleaver , 2003 .

[12]  Hans-Andrea Loeliger,et al.  On mismatch errors in analog-VLSI error correcting decoders , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[13]  Andrea Gerosa,et al.  An analog turbo decoder for the UMTS standard , 2004, International Symposium onInformation Theory, 2004. ISIT 2004. Proceedings..

[14]  Andrea Neviani,et al.  An analog decoder for concatenated magnetic recording schemes , 2002, 2002 IEEE International Conference on Communications. Conference Proceedings. ICC 2002 (Cat. No.02CH37333).