Experimental Validation of a Two-Phase Clock Scheme for Fine-Grained Pipelined Circuits Based on Monostable to Bistable Logic Elements

Research on fine-grained pipelines can be a way to obtain high-performance applications. Monostable to bistable (MOBILE) gates are very suitable for implementing gate-level pipelines, which can be achieved without resorting to memory elements. The MOBILE operating principle is implemented operating two series connected negative differential resistance devices with a clock bias. This brief describes and experimentally validates a two-phase clock scheme for such MOBILE-based ultragrained pipelines. Its advantages over other reported interconnection schemes for MOBILE gates, and also over pure CMOS two-phase counterparts, are stated and analyzed. Chains of MOBILE gates have been fabricated and the experimental results of their correct operation with a two-phase clock scheme are provided. As far as we know, this is the first working MOBILE circuit to have been reported with this interconnection architecture.

[1]  M.A. Horowitz,et al.  Skew-tolerant domino circuits , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2]  Mircea R. Stan,et al.  Memory arrays based on molecular RTD devices , 2003, 2003 Third IEEE Conference on Nanotechnology, 2003. IEEE-NANO 2003..

[3]  Pinaki Mazumder,et al.  On circuit techniques to improve noise immunity of CMOS dynamic logic , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  K. Karda,et al.  Bistable-Body Tunnel SRAM , 2012, IEEE Transactions on Nanotechnology.

[5]  H. Matsuzaki,et al.  Analysis of transient response and operating speed of MOBILE , 2004, IEEE Transactions on Electron Devices.

[6]  J. Sivagnaname,et al.  Wide limited switch dynamic logic circuit implementations , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[7]  Pinaki Mazumder,et al.  Digital circuit applications of resonant tunneling devices , 1998, Proc. IEEE.

[8]  V. Friedman,et al.  Dynamic logic CMOS circuits , 1984, IEEE Journal of Solid-State Circuits.

[9]  S. McMahon,et al.  Fast/sub 14/ Technology: design technology for the automation of multi-gigahertz digital logic , 2004, 2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866).

[10]  Razak Hossain.  High Performance ASIC Design: Frontmatter , 2008 .

[11]  Jongwon Lee,et al.  A Novel High-Speed Multiplexing IC Based on Resonant Tunneling Diodes , 2009, IEEE Transactions on Nanotechnology.

[12]  Pinaki Mazumder,et al.  CMOS implementation of a multiple-valued logic signed-digit full adder based on negative-differentiaI-resistance devices , 2001 .

[13]  Suhwan Kim,et al.  2.07 GHz floating-point unit with resonant-clock precharge logic , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[14]  Monostable–Bistable Transition Logic Element Formed by Tunneling Real-Space Transfer Transistors With Negative Differential Resistance , 2010, IEEE Electron Device Letters.

[16]  David Bol,et al.  Monostable-Bistable Transition Logic Elements: Threshold Logic vs. Boolean Logic Comparison , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[17]  Pinaki Mazumder,et al.  Ultrafast pipelined arithmetic using quantum electronic devices , 1994 .

[18]  Razak Hossain.  High Performance ASIC Design: Circuits designed with domino logic in an ASIC flow , 2008 .

[19]  Maria J. Avedillo,et al.  Domino inspired MOBILE networks , 2012 .

[20]  Jeyavijayan Rajendran,et al.  Leveraging Memristive Systems in the Construction of Digital Logic Circuits , 2012, Proceedings of the IEEE.

[21]  M. J. Avedillo,et al.  RTD–CMOS Pipelined Networks for Reduced Power Consumption , 2011, IEEE Transactions on Nanotechnology.

[22]  Maria J. Avedillo,et al.  Efficient realisation of MOS-NDR threshold logic gates , 2009 .

[23]  Maria J. Avedillo,et al.  Self-latching operation of MOBILE circuits using series-connection of RTDs and transistors , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  T. Mizutani,et al.  Weighted sum threshold logic operation of MOBILE (monostable-bistable transition logic element) using resonant-tunneling transistors , 1993, IEEE Electron Device Letters.

[25]  Maria J. Avedillo,et al.  Simplified single-phase clock scheme for MOBILE networks , 2011 .

[26]  Duncan G. Elliott,et al.  Clock-Logic Domino Circuits for High-Speed and Energy-Efficient Microprocessor Pipelines , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.