Support for MPI at the Network Interface Level

Commodity components and high speed interconnects allow to build fast and cheap parallel machines. Several research works demonstrated that the raw performance of MPI ports on top of user level network interfaces are close to the hardware specifications. However, most of these implementations offer poor possibilities of communication/ computation overlapping because the application thread on the host processor is responsible of a large part of the protocol. Thus, application performances are limited. One solution to this problem is to move the critical part of the protocol at the network interface card level. We implemented such a communication system that relies on the embedded processor of the Myrinet host interface. We present the problems moving part of the protocol at the network interface level introduces, our design choices and we also give performance measurements.

[1]  Bernard Tourancheau,et al.  The Design for a High-Performance MPI Implementation on the Myrinet Network , 1999, PVM/MPI.

[2]  P. Geoffray,et al.  BIP-SMP : High Performance Message Passing over a Cluster of Commodity SMPs , 1999, ACM/IEEE SC 1999 Conference (SC'99).

[3]  Chamath Keppitiyagama,et al.  Asynchronous MPI messaging on Myrinet , 2001, Proceedings 15th International Parallel and Distributed Processing Symposium. IPDPS 2001.

[4]  Ron Brightwell,et al.  The Portals 3.0 Message Passing Interface Revision 1.0 , 1999 .

[5]  Frédéric Desprez,et al.  Asynchronous Communications in MPL - The BIP/Myrinet Approach , 1999, PVM/MPI.

[6]  Roland Westrelin A new software architecture for the BIP/Myrinet firmware , 2001, Proceedings First IEEE/ACM International Symposium on Cluster Computing and the Grid.

[7]  Bernard Tourancheau,et al.  BIP: A New Protocol Designed for High Performance Networking on Myrinet , 1998, IPPS/SPDP Workshops.