Encoding of chain outputs in FPGA-based Moore FSMs

A method of hardware reduction is proposed for logic circuits of Moore FSMs implemented with FPGAs. The method is based on replacement of the state register by a state counter. The specific of the proposed method is that the counter content is incremented for unconditional and conditional transitions. An example of application of proposed method is given.

[1]  Ian Grout,et al.  Digital Systems Design with FPGAs and CPLDs , 2008 .

[2]  Utz G. Baitinger,et al.  Optimal state chains and state codes in finite state machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Anurag Tiwari,et al.  Saving power by mapping finite-state machines into embedded memory blocks in FPGAs , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[4]  B. Eschermann,et al.  PLA based finite state machines using Johnson counters as state memories , 1988, Proceedings 1988 IEEE International Conference on Computer Design: VLSI.

[5]  Alexander Barkalov,et al.  Logic Synthesis for FSM-Based Control Units , 2009, Lecture Notes in Electrical Engineering.

[6]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[7]  Clive ldMax rd Maxfield,et al.  The design warrior's guide to FPGAs , 2004 .

[8]  Samary Baranov.  Logic Synthesis of Control Automata with Gates , 1994 .

[9]  Gustavo Sutter,et al.  Low-Power FSMs in FPGA: Encoding Alternatives , 2002, PATMOS.

[10]  Alexander Barkalov,et al.  Logic Synthesis for Compositional Microprogram Control Units , 2008, Lecture Notes in Electrical Engineering.