Circuits and techniques for high-resolution measurement of on-chip power supply noise

A technique for characterizing the cyclically time varying statistical properties and spectrum of power supply noise using only two on-chip samplers is presented. The samplers utilize a voltage-controlled oscillator to perform high-resolution analog-to-digital conversion with minimal hardware. The measurement system is implemented in a 0.13 /spl mu/m process as part of a high-speed link transceiver. Measurement results showing the cyclostationary behavior of power supply noise are presented.

[1]  M. Takamiya,et al.  An on-chip 100 GHz-sampling rate 8-channel sampling oscilloscope with embedded sampling clock generator , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  T. Rahal-Arabi,et al.  On-die droop detector for analog sensing of power supply noise , 2004, IEEE Journal of Solid-State Circuits.

[3]  J. P. Donohoe,et al.  Stationary and cyclostationary random process models , 1994, Proceedings of SOUTHEASTCON '94.

[4]  Ron Ho,et al.  Applications of on-chip samplers for test and measurement of integrated circuits , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[5]  J. Wei,et al.  A 0.4-4 Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[6]  E. Alon,et al.  Adaptive equalization and data recovery in a dual-mode (PAM2/4) serial link transceiver , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[7]  Sani R. Nassif,et al.  Fast power grid simulation , 2000, Proceedings 37th Design Automation Conference.

[8]  E. Alon,et al.  Common-mode backchannel signaling system for differential high-speed links , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).