A memory specific notation for fault modeling

This paper shows the shortcomings of the current, generic notation for fault models and extends it to allow the description of fault models for DRAMs. The advantage is that the extended fault models can easily be translated into operation sequences and tests that detect the described fault. Examples are given to show that the new notation results in optimized, memory specific, tests that have a shorter run time for a given fault coverage.

[1]  A.J. van de Goor,et al.  An open notation for memory tests , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[2]  Ad J. van de Goor,et al.  Industrial evaluation of DRAM tests , 1999, DATE '99.

[3]  Jörg E. Vollrath.  Tutorial: synchronous dynamic memory test construction-a field approach , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[4]  T Falter,et al.  Overview of status and challenges of system testing on chip with embedded DRAMS , 2000 .

[5]  Ad J. van de Goor,et al.  Industrial evaluation of stress combinations for march tests applied to SRAMs , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[6]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[7]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[8]  S. Nakamura,et al.  Experimental fault analysis of 1 Mb SRAM chips , 1997, Proceedings. 15th IEEE VLSI Test Symposium (Cat. No.97TB100125).