Application of Bottom-Up Methodology to RTW VCO

This paper proposes a complete solution for the design and modeling of a switched-capacitor rotary traveling wave voltage controlled oscillator. The main point of the proposed methodology is to get a unique simulation and modeling environment, so we have focused on EDA tools interoperability. As a result, we get a complete flow for a 14.35 GHz VCO design and bottom-up verification, starting from electromagnetic and SPICE simulations and ending to behavioral model including phase noise. A complete hierarchical library including also block-level model is provided.

[1]  G. Le Grand de Mercey,et al.  A 18GHz rotary traveling wave VCO in CMOS with I/Q outputs , 2003, ESSCIRC.

[2]  W.R. Hewlett,et al.  Distributed Amplification , 1948, Proceedings of the IRE.

[3]  M. Ismail,et al.  CMOS PLL calibration techniques , 2004, IEEE Circuits and Devices Magazine.

[4]  S. Lipa,et al.  Rotary traveling-wave oscillator arrays: a new clock technology , 2001 .

[5]  T. Sakurai,et al.  Simple formulas for two- and three-dimensional capacitances , 1983, IEEE Transactions on Electron Devices.

[6]  Ali Hajimiri,et al.  Silicon-based distributed voltage-controlled oscillators , 2001, IEEE J. Solid State Circuits.

[7]  C. P. Hartwig,et al.  Losses in Microstrip , 1968 .

[8]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[9]  G. Jacquemod,et al.  Top-Down PLL Design Methodology Combining Block Diagram, Behavioral, and Transistor-Level Simulators , 2007, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium.

[10]  G. Le Grand de Mercey.  A 18GHz rotary traveling wave VCO in CMOS with I/Q outputs , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[11]  H. Greenhouse,et al.  Design of Planar Rectangular Microelectronic Inductors , 1974 .