A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation

A 1.5-V 100-mA capacitor-free CMOS low-dropout regulator (LDO) for system-on-chip applications to reduce board space and external pins is presented. By utilizing damping-factor-control frequency compensation on the advanced LDO structure, the proposed LDO provides high stability, as well as fast line and load transient responses, even in capacitor-free operation. The proposed LDO has been implemented in a commercial 0.6-/spl mu/m CMOS technology, and the active chip area is 568 /spl mu/m/spl times/541 /spl mu/m. The total error of the output voltage due to line and load variations is less than /spl plusmn/0.25%, and the temperature coefficient is 38 ppm//spl deg/C. Moreover, the output voltage can recover within 2 /spl mu/s for full load-current changes. The power-supply rejection ratio at 1 MHz is -30 dB, and the output noise spectral densities at 100 Hz and 100 kHz are 1.8 and 0.38 /spl mu/V//spl radic/Hz, respectively.

[1]  R.A. Blauschild,et al.  A new NMOS temperature-stable voltage reference , 1978, IEEE Journal of Solid-State Circuits.

[2]  H.J. Oguey,et al.  MOS voltage reference based on polysilicon gate work function difference , 1979, IEEE Journal of Solid-State Circuits.

[3]  P.R. Gray,et al.  A precision curvature-compensated CMOS bandgap reference , 1983, IEEE Journal of Solid-State Circuits.

[4]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[5]  Tanaka Haruhiko,et al.  Sub-1-/spl mu/A dynamic reference voltage generator for battery-operated DRAMs , 1994 .

[6]  P. Allen,et al.  Optimized frequency-shaping circuit topologies for LDOs , 1998 .

[7]  K. Sakui,et al.  A CMOS bandgap reference circuit with sub-1-V operation , 1999 .

[8]  Gabriel A. Rincon-Mora,et al.  A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.

[9]  F. Rodes,et al.  4 V, 5 mA low drop-out regulator using series-pass n-channel MOSFET , 1999 .

[10]  Ka Nang Leung,et al.  Three-stage large capacitive load amplifier with damping-factor-control frequency compensation , 2000, IEEE Journal of Solid-State Circuits.

[11]  ffalourd,et al.  Integrated Circuit Design , 2016, Lecture Notes in Computer Science.

[12]  G.A. Rincon-Mora,et al.  Active capacitor multiplier in Miller-compensated circuits , 2000, IEEE Journal of Solid-State Circuits.

[13]  Ka Nang Leung,et al.  A CMOS Voltage Reference Based on Weighted V GS for CMOS Low-Dropout Linear Regulators , 2001 .

[14]  Ka Nang Leung,et al.  Analysis of multistage amplifier-frequency compensation , 2001 .

[15]  K. Leung,et al.  A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage device , 2002, IEEE J. Solid State Circuits.

[16]  D.D. Buss.  Technology in the Internet age , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[17]  Ka Nang Leung,et al.  A 2-V 23-μA 5.3-ppm/°C curvature-compensated CMOS bandgap voltage reference , 2003, IEEE J. Solid State Circuits.

[18]  K. Leung,et al.  A CMOS voltage reference based on weighted /spl Delta/V/sub GS/ for CMOS low-dropout linear regulators , 2003 .