In this paper, the world's first hardware design of the motion vector processor of H.264/AVC and its FPGA implementation are presented. It aims at a low-cost high-throughput design for HD1080 (1920 times 1088) at 60 frames per second (fps) in High Profile (HP) H.264/AVC codec with Level 4.2. For this, deterministic processing loops control scheme and a novel 4 times 4 processing order substituting for the conventional double-Z one are presented to attain a high-throughput design. In addition, for maximizing hardware utilization and getting a low-cost design, two processing elements dedicated to motion vector derivation are presented. The proposed design was realized with 41 K logic gates and 4,608 bits SRAM at 266 MHz and was completely conformed for Allegro compliance bitstreams on an FPGA platform.
[1]
Jiun-In Guo,et al.
A high-performance low power direct 2-D transform coding IP design for MPEG-4 AVC/H.264 with a switching power suppression technique
,
2005,
2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..
[2]
Jiun-In Guo,et al.
A high-performance direct 2-D transform coding IP design for MPEG-4AVC/H.264
,
2006,
IEEE Transactions on Circuits and Systems for Video Technology.
[3]
Liang-Gee Chen,et al.
Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder
,
2005,
IEEE Transactions on Circuits and Systems for Video Technology.