3D IC Packaging Utilizing a Metal Structure for Heat Reduction, Noise Shielding, and High Interconnect Density

A three-dimensional (3D) microelectronic package structure is proposed to address thermal management by reducing noise and crosstalk. The packaging architecture includes an array of through-silicon-vias (TSVs) located inside an interposer layer with a shielding structure. Each of the TSVs is surrounded by a metal box as a heat spreader and noise/distortion shield. The metal shielding structure is electrically connected to the ground. The boxes also may be further connected to an external heat sink through at least several external contacts. The simulated results show significant improvement in terms of power reduction and signal integrity due to the suppressed coupling noise and crosstalk between adjacent TSVs, thereby reducing heat.

[1]  Chunjie Duan,et al.  Efficient On-Chip Crosstalk Avoidance CODEC Design , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Akira Matsuzawa,et al.  Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Zheng Xu,et al.  Through-Silicon-Via Fabrication Technologies, Passives Extraction, and Electrical Modeling for 3-D Integration/Packaging , 2013, IEEE Transactions on Semiconductor Manufacturing.

[4]  Partha Pratim Pande,et al.  Crosstalk-Aware Channel Coding Schemes for Energy Efficient and Reliable NOC Interconnects , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Rajeev Kumar,et al.  Crosstalk avoidance codes for 3D VLSI , 2013, 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[6]  Jongsun Kim,et al.  An Energy-Efficient and High-Speed Mobile Memory I/O Interface Using Simultaneous Bi-Directional Dual (Base+RF)-Band Signaling , 2012, IEEE Journal of Solid-State Circuits.

[7]  Kaustav Banerjee,et al.  Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[8]  Hannu Tenhunen,et al.  On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[9]  Hiroto Yasuura,et al.  A bus delay reduction technique considering crosstalk , 2000, DATE '00.

[10]  S. R. Narasimhan,et al.  Modeling of Crosstalk in Through Silicon Vias , 2013, IEEE Transactions on Electromagnetic Compatibility.

[11]  Hsien-Hsin S. Lee,et al.  Design and analysis of 3D-MAPS: A many-core 3D processor with stacked memory , 2010, IEEE Custom Integrated Circuits Conference 2010.

[12]  B. Dang,et al.  3D silicon integration , 2008, 2008 58th Electronic Components and Technology Conference.

[13]  Junho Lee,et al.  I/O power estimation and analysis of high-speed channels in through-silicon via (TSV)-based 3D IC , 2010, 19th Topical Meeting on Electrical Performance of Electronic Packaging and Systems.

[14]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[15]  Junho Lee,et al.  Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[16]  Hai Wei,et al.  Monolithic 3D integration: A path from concept to reality , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Hannu Tenhunen,et al.  Compact modelling of Through-Silicon Vias (TSVs) in three-dimensional (3-D) integrated circuits , 2009, 2009 IEEE International Conference on 3D System Integration.

[18]  M. Bakir,et al.  Analysis of Signal Propagation Through TSVs Within Distilled Water for Liquid-Cooled Microsystems , 2016, IEEE Transactions on Electron Devices.

[19]  R. Tummala,et al.  Rigorous Electrical Modeling of Through Silicon Vias (TSVs) With MOS Capacitance Effects , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[20]  Luca Benini,et al.  Design Issues and Considerations for Low-Cost 3-D TSV IC Technology , 2010, IEEE Journal of Solid-State Circuits.

[21]  Jin He,et al.  A Thermal Isolation Technique Using Through-Silicon Vias for Three-Dimensional ICs , 2013, IEEE Transactions on Electron Devices.

[22]  Xiaoxiong Gu,et al.  Modeling of switching noise and coupling in multiple chips of 3D TSV-based systems , 2014, 2014 IEEE 64th Electronic Components and Technology Conference (ECTC).

[23]  Zheng Xu,et al.  Three-Dimensional Coaxial Through-Silicon-Via (TSV) Design , 2012, IEEE Electron Device Letters.

[24]  Joungho Kim,et al.  TSV modeling and noise coupling in 3D IC , 2010, 3rd Electronics System Integration Technology Conference ESTC.

[25]  Eby G. Friedman,et al.  Effect of shield insertion on reducing crosstalk noise between coupled interconnects , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[26]  Zhangming Zhu,et al.  Modeling and Optimization of Multiground TSVs for Signals Shield in 3-D ICs , 2017, IEEE Transactions on Electromagnetic Compatibility.

[27]  Sung-Mo Kang,et al.  Interconnect thermal modeling for accurate simulation of circuittiming and reliability , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Zheng Xu,et al.  Crosstalk evaluation, suppression and modeling in 3D through-strata-via (TSV) network , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[29]  Chung-Ta King,et al.  ShieldUS: A novel design of dynamic shielding for eliminating 3D TSV crosstalk coupling noise , 2013, 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC).

[30]  Qiaosha Zou,et al.  3DLAT: TSV-based 3D ICs crosstalk minimization utilizing Less Adjacent Transition code , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[31]  Soha Hassoun,et al.  Power Delivery Design for 3-D ICs Using Different Through-Silicon Via (TSV) Technologies , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.