Intrinsically Evolvable Artificial Neural Networks

[1]  Lawrence D. Jackel,et al.  VLSI implementation of a neural network model , 1988, Computer.

[2]  Takakazu Kurokawa,et al.  Bus connected neural network hardware system , 1994 .

[3]  Marco Tomassini,et al.  A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems , 1997, IEEE Trans. Evol. Comput..

[4]  P. Hasler,et al.  A bio-physically inspired silicon neuron , 2004 .

[5]  Hitoshi Iba,et al.  A Pattern Recognition System Using Evolvable Hardware , 1996, PPSN.

[6]  D. R. Collins,et al.  Considerations for neural network hardware implementations , 1989, IEEE International Symposium on Circuits and Systems,.

[7]  L D Jackel,et al.  Electronic neural network chips. , 1987, Applied optics.

[8]  Hugo de Garis,et al.  Evolving an optimal de/convolution function for the neural net modules of ATR's artificial brain project , 1999, IJCNN'99. International Joint Conference on Neural Networks. Proceedings (Cat. No.99CH36339).

[9]  Brad L. Hutchings,et al.  Design methodologies for partially reconfigured systems , 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines.

[10]  Mark R. DeYong,et al.  The design, fabrication, and test of a new VLSI hybrid analog-digital neural processing element , 1992, IEEE Trans. Neural Networks.

[11]  Lukás Sekanina,et al.  Extrinsic and Intrinsic Evolution of Multifunctional Combinational Modules , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[12]  Voicu Groza,et al.  A reconfigurable approach to hardware implementation of neural networks , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[13]  George J. Milne,et al.  Towards an FPGA based reconfigurable computing environment for neural network implementations , 1999 .

[14]  Hugo de Garis,et al.  Simulating the evolution of 2D pattern recognition on the CAM-Brain Machine, an evolvable hardware tool for building a 75 million neuron artificial brain , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[15]  Chin Tsu Yen,et al.  FPGA realization of a neural-network-based nonlinear channel equalizer , 2004, IEEE Transactions on Industrial Electronics.

[16]  Mehrdad Salami,et al.  Evolvable hardware at function level , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[17]  John Teifel,et al.  An asynchronous dataflow FPGA architecture , 2004, IEEE Transactions on Computers.

[18]  Jim Tørresen,et al.  A Divide-and-Conquer Approach to Evolvable Hardware , 1998, ICES.

[19]  E. Sanchez,et al.  Implementation of neural constructivism with programmable hardware , 1996, 1st International Symposium on Neuro-Fuzzy Systems, AT '96. Conference Report.

[20]  John J. Hopfield,et al.  Neural networks and physical systems with emergent collective computational abilities , 1999 .

[21]  Bernard Girau.  FPNA: applications and implementations , 2006 .

[22]  Isamu Kajitani,et al.  Evolvable hardware with genetic learning , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[23]  Xin Yao,et al.  Promises and challenges of evolvable hardware , 1996, IEEE Trans. Syst. Man Cybern. Part C.

[24]  James M. Hereford,et al.  Robust sensor systems using evolvable hardware , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[25]  Seong G. Kong,et al.  FPGA Implementation of Evolvable Block-based Neural Networks , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[26]  John R. Koza,et al.  Evolution of a 60 Decibel Op Amp Using Genetic Programming , 1996, ICES.

[27]  Kenji Toda,et al.  Real-world applications of analog and digital evolvable hardware , 1999, IEEE Trans. Evol. Comput..

[28]  Adrian Thompson,et al.  Hardware evolution - automatic design of electronic circuits in reconfigurable hardware by artificial evolution , 1999, CPHC/BCS distinguished dissertations.

[29]  Hiroshi Yokoi,et al.  An evolvable hardware chip for prosthetic hand controller , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[30]  Paul G. Harrald,et al.  Evolving artificial neural networks to combine financial forecasts , 1997, IEEE Trans. Evol. Comput..

[31]  J.D. Lohn,et al.  Evolvable hardware using evolutionary computation to design and optimize hardware systems , 2006, IEEE Computational Intelligence Magazine.

[32]  Yasuo Kuniyoshi,et al.  Comparison between off-line model-free and on-line model-based evolution applied to a robotics navigation system using evolvable hardware , 1998 .

[33]  José Luis Huertas,et al.  A CMOS analog adaptive BAM with on-chip learning and weight refreshing , 1993, IEEE Trans. Neural Networks.

[34]  J. L. Holt,et al.  Back propagation simulations using limited precision calculations , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[35]  Seong G. Kong,et al.  Intrinsic Embedded Hardware Evolution of Block-based Neural Networks , 2006, ERSA.

[36]  Eduardo Ros,et al.  Real-time computing platform for spiking neurons (RT-spike) , 2006, IEEE Trans. Neural Networks.

[37]  J J Hopfield,et al.  Neural networks and physical systems with emergent collective computational abilities. , 1982, Proceedings of the National Academy of Sciences of the United States of America.

[38]  Viktor K. Prasanna,et al.  Scalable and Modular Algorithms for Floating-Point Matrix Multiplication on Reconfigurable Computing Systems , 2007, IEEE Transactions on Parallel and Distributed Systems.

[39]  Gert Cauwenberghs,et al.  An adaptive CMOS matrix-vector multiplier for large scale analog hardware neural network applications , 1991, IJCNN-91-Seattle International Joint Conference on Neural Networks.

[40]  Gert Cauwenberghs,et al.  A spiking silicon central pattern generator with floating gate synapses [robot control applications] , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[41]  James Lyle Peterson,et al.  Petri net theory and the modeling of systems , 1981 .

[42]  Paul Hasler,et al.  A family of floating-gate adapting synapses based upon transistor channel models , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[43]  S.G. Kong.  Time series prediction with evolvable block-based neural networks , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[44]  Hiroomi Hikawa.  Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics , 1999, IEEE Trans. Neural Networks.

[45]  Paul E. Hasler,et al.  A reconfigurable bidirectional active 2 dimensional dendrite model , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[46]  John C. Gallagher,et al.  A family of compact genetic algorithms for intrinsic evolvable hardware , 2004, IEEE Transactions on Evolutionary Computation.

[47]  Yun Xie,et al.  The hardware structure design of perceptron with FPGA implementation , 2003, SMC.

[48]  Adrian Stoica,et al.  On Polymorphic Circuits and Their Design Using Evolutionary Algorithms , 2002 .

[49]  D. Durackova,et al.  The library of building blocks for an "integrate & fire" neural network on a chip , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[50]  W. Pitts,et al.  A Logical Calculus of the Ideas Immanent in Nervous Activity (1943) , 2021, Ideas That Created the Future.

[51]  M. I. Ferguson,et al.  Intrinsic hardware evolution for the design and reconfiguration of analog speed controllers for a DC Motor , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[52]  M. Korkin,et al.  Initial evolvability experiments on the CAM-brain machines (CBMs) , 2001, Proceedings of the 2001 Congress on Evolutionary Computation (IEEE Cat. No.01TH8546).

[53]  Tadashi Shibata,et al.  Guest editorial - Special issue on neural networks hardware implementations , 2003, IEEE Trans. Neural Networks.

[54]  Michael Gschwind,et al.  Space Eecient Neural Net Implementation , 1994 .

[55]  Heinrich Klar,et al.  Digital Neurohardware: Principles and Perspectives , 1998 .

[56]  Christof Teuscher,et al.  A networked FPGA-based hardware implementation of a neural network application , 2000, Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871).

[57]  Paolo Ienne,et al.  Architectures for Neuro-Computers: Review and Performance Evaluation , 1993 .

[58]  Jan N. H. Heemskerk.  Overview of neural hardware , 1995 .

[59]  Reinhard Blickhan,et al.  A multi-layer-perceptron neural network hardware based on 3D massively parallel optoelectronic circuits , 1999, Proceedings. 6th International Conference on Parallel Interconnects (PI'99) (Formerly Known as MPPOI).

[60]  I. Xilinx,et al.  Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete data sheet , 2004 .

[61]  E. van Keulen,et al.  Neural network hardware performance criteria , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[62]  G.-P.K. Economou,et al.  FPGA implementation of artificial neural networks: an application on medical expert systems , 1994, Proceedings of the Fourth International Conference on Microelectronics for Neural Networks and Fuzzy Systems.

[63]  Brad Hutchings,et al.  Density enhancement of a neural network using FPGAs and run-time reconfiguration , 1994, Proceedings of IEEE Workshop on FPGA's for Custom Computing Machines.

[64]  David K. Andes,et al.  The Mod 2 Neurocomputer system design , 1992, IEEE Trans. Neural Networks.

[65]  Xin Yao,et al.  Getting most out of evolutionary approaches , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[66]  Lawrence D. Jackel,et al.  Application of the ANNA neural network chip to high-speed character recognition , 1992, IEEE Trans. Neural Networks.

[67]  Tughrul Arslan,et al.  Evolutionary design and adaptation of digital filters within an embedded fault tolerant hardware platform , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[68]  André DeHon,et al.  The Density Advantage of Configurable Computing , 2000, Computer.

[69]  Isamu Kajitani,et al.  Evolvable hardware chips and their applications , 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028).

[70]  Richard S. Sutton,et al.  Reinforcement Learning: An Introduction , 1998, IEEE Trans. Neural Networks.

[71]  John Shawe-Taylor,et al.  Emergent activation functions from a stochastic bit-stream neuron , 1994 .

[72]  Bernard Girau,et al.  FPGA implementation of an excitatory and inhibitory connectionist model for motion perception , 2005, Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005..

[73]  Tatiana Kalganova,et al.  On evolution of relatively large combinational logic circuits , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[74]  Li Yu,et al.  A new evolved artificial neural network and its application , 2000, Proceedings of the 3rd World Congress on Intelligent Control and Automation (Cat. No.00EX393).

[75]  Christian Jacob,et al.  XNeuroGene: A system for evolving artificial neural networks , 1994 .

[76]  Gunnar Tufte,et al.  Prototyping a GA Pipeline for complete hardware evolution , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[77]  Paul E. Hasler,et al.  A field programmable neural array , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[78]  Demessie Girma,et al.  Artificial Neural Network Implementation on a Fine-Grained FPGA , 1994, FPL.

[79]  K. Johns,et al.  Real time track finding in a drift chamber with a VLSI neural network , 1992 .

[80]  Shawki Areibi,et al.  ON THE ARITHMETIC PRECISION FOR IMPLEMENTING BACK-PROPAGATION NETWORKS ON FPGA: A CASE STUDY , 2006 .

[81]  L. Mintzer.  Digital filtering in FPGAs , 1994, Proceedings of 1994 28th Asilomar Conference on Signals, Systems and Computers.

[82]  Shawki Areibi,et al.  Feasibility of Floating-Point Arithmetic in FPGA based Artificial Neural Networks , 2002 .

[83]  Lukás Sekanina,et al.  Towards evolvable IP cores for FPGAs , 2003, NASA/DoD Conference on Evolvable Hardware, 2003. Proceedings..

[84]  Andrés Pérez-Uribe,et al.  FPGA Implementation of an Adaptable-Size Neural Network , 1996, ICANN.

[85]  Howard C. Card,et al.  Competitive Learning Algorithms and Neurocomputer Architecture , 1998, IEEE Trans. Computers.

[86]  G. Persky,et al.  Design of coupling resistor networks for neural network hardware , 1990 .

[87]  Giacomo Indiveri,et al.  A VLSI reconfigurable network of integrate-and-fire neurons with spike-based learning synapses , 2004, ESANN.

[88]  Nicholas J. Macias,et al.  The PIG paradigm: the design and use of a massively parallel fine grained self-reconfigurable infinitely scalable architecture , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[89]  S. Tam,et al.  An electrically trainable artificial neural network (ETANN) with 10240 'floating gate' synapses , 1990, International 1989 Joint Conference on Neural Networks.

[90]  Prabhas Chongstitvatana,et al.  A Cooperative Approach to Compact Genetic Algorithm for Evolvable Hardware , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[91]  Wei Jiang,et al.  Continuous Heartbeat Monitoring Using Evolvable Block-based Neural Networks , 2006, The 2006 IEEE International Joint Conference on Neural Network Proceedings.

[92]  Chung-Ming Huang,et al.  The VLSI implementation of an artificial neural network scheme embedded in an automated inspection quality management system , 2002, IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).

[93]  Yang Zhang,et al.  Digital circuit design using intrinsic evolvable hardware , 2004, Proceedings. 2004 NASA/DoD Conference on Evolvable Hardware, 2004..

[94]  Adrian Stoica,et al.  Progress and challenges in building evolvable devices , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[95]  Jihan Zhu,et al.  FPGA Implementations of Neural Networks - A Survey of a Decade of Progress , 2003, FPL.

[96]  Seong-Gon Kong,et al.  Block-based neural networks , 2001, IEEE Trans. Neural Networks.

[97]  Yuji Sato,et al.  Development of a high-performance general purpose neuro-computer composed of 512 digital neurons , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[98]  M. M. Syiam,et al.  Hardware implementation of neural network on FPGA for accidents diagnosis of the multi-purpose research reactor of Egypt , 2003, Proceedings of the 12th IEEE International Conference on Fuzzy Systems (Cat. No.03CH37442).

[99]  Wang Jing-xia,et al.  The hardware implementation of a genetic algorithm model with FPGA , 2002 .

[100]  W. E. Blanz,et al.  GANGLION-a fast field-programmable gate array implementation of a connectionist classifier , 1992 .

[101]  Adrian Thompson,et al.  An Evolved Circuit, Intrinsic in Silicon, Entwined with Physics , 1996, ICES.

[102]  Mehrdad Salami,et al.  The Fast Evaluation Strategy for Evolvable Hardware , 2005, Genetic Programming and Evolvable Machines.

[103]  Steven A. Guccione,et al.  Neural network implementation using reconfigurable architectures , 1994 .

[104]  Chin-Tsu Yen,et al.  FPGA realization of a neural-network-based nonlinear channel equalizer , 2004, IEEE Trans. Ind. Electron..

[105]  F. Gers,et al.  ATR's artificial brain (CAM-brain) project: a sample of what individual CoDi-1Bit model evolved neural net modules can do , 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406).

[106]  Xin Yao,et al.  The GRD Chip: Genetic Reconfiguration of DSPs for Neural Network Processing , 1999, IEEE Trans. Computers.

[107]  E. Pasero,et al.  Hw-Sw codesign of a flexible neural controller through a FPGA-based neural network programmed in VHDL , 2004, 2004 IEEE International Joint Conference on Neural Networks (IEEE Cat. No.04CH37541).

[108]  Edgar Sanchez-Sinencio,et al.  A modular T-mode design approach for analog neural network hardware implementations , 1992 .

[109]  Valentina Salapura.  Neural networks using bit stream arithmetic: a space efficient implementation , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[110]  Leonardo Reyneri.  Theoretical and implementation aspects of pulse streams: an overview , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[111]  Heng Liu,et al.  Intrinsic evolvable hardware implementation of a robust biological development model for digital systems , 2005, 2005 NASA/DoD Conference on Evolvable Hardware (EH'05).

[112]  Pauline C. Haddow,et al.  Evolution of fault-tolerant and noise-robust digital designs , 2004 .

[113]  Simon Haykin,et al.  Neural Networks: A Comprehensive Foundation , 1998 .

[114]  Shinji Doki,et al.  An iterative calculation method of neuron model with sigmoid function , 2001, 2001 IEEE International Conference on Systems, Man and Cybernetics. e-Systems and e-Man for Cybernetics in Cyberspace (Cat.No.01CH37236).

[115]  Ulrich Ramacher,et al.  Synapse-X: a general-purpose neurocomputer architecture , 1991, [Proceedings] 1991 IEEE International Joint Conference on Neural Networks.

[116]  Julian Francis Miller,et al.  Principles in the Evolutionary Design of Digital Circuits—Part II , 2000, Genetic Programming and Evolvable Machines.

[117]  E. Sanchez,et al.  Speeding-up adaptive heuristic critic learning with FPGA-based unsupervised clustering , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[118]  J.E. Franca,et al.  A mixed-mode architecture for implementation of analog neural networks with digital programmability , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[119]  Tadashi Shibata,et al.  A neuron-MOS neural network using self-learning-compatible synapse circuits , 1995, IEEE J. Solid State Circuits.

[120]  Scott McMillan,et al.  A re-evaluation of the practicality of floating-point operations on FPGAs , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[121]  H.-G. Kranz,et al.  Practical applications for the machine intelligent partial discharge disturbing pulse suppression system NeuroTEK II , 1999 .

[122]  Reinhard Männer,et al.  Multiprocessor And Memory Architecture Of The Neurocomputer Synapse-1 , 1993, Int. J. Neural Syst..

[123]  Sampath Kumar Kothandaraman,et al.  Implementation of Block-based Neural Networks on Reconfigurable Computing Platforms , 2004 .

[124]  Jeff Brauch,et al.  Analog VLSI neural networks for impact signal processing , 1992, IEEE Micro.

[125]  Bernard Girau.  FPNA: Concepts and Properties , 2006 .

[126]  André DeHon,et al.  Reconfigurable architectures for general-purpose computing , 1996 .

[127]  Francisco José Ballester-Merelo,et al.  Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation , 2000, Proceedings 13th International Symposium on System Synthesis.

[128]  Brad Hutchings,et al.  RRANN: a hardware implementation of the backpropagation algorithm using reconfigurable FPGAs , 1994, Proceedings of 1994 IEEE International Conference on Neural Networks (ICNN'94).

[129]  Paolo Ienne,et al.  Digital systems for neural networks , 1995, Defense + Commercial Sensing.

[130]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[131]  Tatiana Kalganova,et al.  A Novel Genetic Algorithm for Evolvable Hardware , 2006, 2006 IEEE International Conference on Evolutionary Computation.

[132]  Steven K. Rogers,et al.  Neural network hardware implementation for emitter identification , 1993, Proceedings of the IEEE 1993 National Aerospace and Electronics Conference-NAECON 1993.

[133]  Christof Teuscher,et al.  The BioWall: an electronic tissue for prototyping bio-inspired systems , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[134]  Michael P. Craven,et al.  Consideration of multiplexing in neural network hardware , 1994 .

[135]  Jenq-Neng Hwang,et al.  Finite Precision Error Analysis of Neural Network Hardware Implementations , 1993, IEEE Trans. Computers.

[136]  Hugo de Garis,et al.  An artificial brain ATR's CAM-Brain Project aims to build/evolve an artificial brain with a million neural net modules inside a trillion cell Cellular Automata Machine , 1994, New Generation Computing.

[137]  Viktor K. Prasanna,et al.  Scalable and modular algorithms for floating-point matrix multiplication on FPGAs , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[138]  Adrian Stoica,et al.  Evolvable hardware solutions for extreme temperature electronics , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[139]  Andrew M. Tyrrell,et al.  Safe intrinsic evolution of Virtex devices , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[140]  Shumeet Baluja,et al.  Evolution of an artificial neural network based autonomous land vehicle controller , 1996, IEEE Trans. Syst. Man Cybern. Part B.

[141]  D. O. Hebb,et al.  The organization of behavior , 1988 .

[142]  Wei Jiang,et al.  ECG signal classification using block-based neural networks , 2005, Proceedings. 2005 IEEE International Joint Conference on Neural Networks, 2005..

[143]  H. P. Graf,et al.  Advances in neural network hardware , 1988, Technical Digest., International Electron Devices Meeting.

[144]  D. Hammerstrom,et al.  A VLSI architecture for high-performance, low-cost, on-chip learning , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[145]  G. Horvath,et al.  A full-parallel digital implementation for pre-trained NNs , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[146]  P. Subbiah,et al.  The study of fault tolerant system design using complete evolution hardware , 2005, 2005 IEEE International Conference on Granular Computing.

[147]  John Wawrzynek,et al.  The sfra: a fixed frequency fpga architecture , 2003 .

[148]  Xin Yao,et al.  A new evolutionary system for evolving artificial neural networks , 1997, IEEE Trans. Neural Networks.

[149]  Mehrdad Salami,et al.  Evolvable Hardware Chip for High Precision Printer Image Compression , 1998, AAAI/IAAI.

[150]  N. J. Macias,et al.  Ring around the PIG: a parallel GA with only local interactions coupled with a self-reconfigurable hardware platform to implement an O(1) evolutionary cycle for evolvable hardware , 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406).

[151]  P. Larsson-Edefors,et al.  A 200-MHz CMOS bit-serial neural network , 1994, Proceedings Seventh Annual IEEE International ASIC Conference and Exhibit.

[152]  Tatiana Kalganova,et al.  Bidirectional incremental evolution in extrinsic evolvable hardware , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[153]  John Wawrzynek,et al.  The SFRA: a corner-turn FPGA architecture , 2004, FPGA '04.

[154]  F ROSENBLATT,et al.  The perceptron: a probabilistic model for information storage and organization in the brain. , 1958, Psychological review.

[155]  Philip Heng Wai Leong,et al.  Compact FPGA-based true and pseudo random number generators , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..

[156]  Moritoshi Yasunaga,et al.  A probabilistic neural network hardware system using a learning-parameter parallel architecture , 2002, Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290).

[157]  G.S. May,et al.  Optimization of neural network structure and learning parameters using genetic algorithms , 1996, Proceedings Eighth IEEE International Conference on Tools with Artificial Intelligence.

[158]  Adrian Stoica,et al.  Fault-tolerant evolvable hardware using field-programmable transistor arrays , 2000, IEEE Trans. Reliab..

[159]  Seong-Gon Kong,et al.  Pattern recognition with block-based neural networks , 2002, Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290).

[160]  U. Ruckert,et al.  Digital hardware realization of a hyper basis function network for on-line learning , 1999, Proceedings of the Seventh International Conference on Microelectronics for Neural, Fuzzy and Bio-Inspired Systems.

[161]  Lloyd W. Massengill,et al.  An analog neural hardware implementation using charge-injection multipliers and neutron-specific gain control , 1992, IEEE Trans. Neural Networks.

[162]  Sung-Bae Cho,et al.  Evolving artificial neural networks for DNA microarray analysis , 2003, The 2003 Congress on Evolutionary Computation, 2003. CEC '03..

[163]  R. Fisher.  THE USE OF MULTIPLE MEASUREMENTS IN TAXONOMIC PROBLEMS , 1936 .

[164]  Kolin Paul,et al.  Back-Propagation Algorithm Achieving 5 Gops on the Virtex-E , 2006 .

[165]  Bernard Widrow,et al.  30 years of adaptive neural networks: perceptron, Madaline, and backpropagation , 1990, Proc. IEEE.

[166]  Garrison W. Greenwood,et al.  Evolving artificial neural network structures: experimental results for biologically-inspired adaptive mutations , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).

[167]  Julio Pérez Acle,et al.  NeuroFPGA-implementing artificial neural networks on programmable logic devices , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.

[168]  Steven A. Guccione,et al.  Classification and Performance of Reconfigurable Architectures , 1995, FPL.

[169]  K. Mathia,et al.  On neural network hardware and programming paradigms , 2002, Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290).

[170]  Bernard Widrow,et al.  Adaptive switching circuits , 1988 .

[171]  Nicolás J. Medrano-Marqués,et al.  Analysis and Simulation of a Mixed-Mode Neuron Architecture for Sensor Conditioning , 2006, IEEE Transactions on Neural Networks.

[172]  Hugo de Garis,et al.  Early experiments on the CAM-Brain Machine (CBM) , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.

[173]  Francesco Piazza,et al.  Fast neural networks without multipliers , 1993, IEEE Trans. Neural Networks.

[174]  William B. Langdon,et al.  Genetic Programming and Evolvable Machines: Five Years of Reviews , 2005, Genetic Programming and Evolvable Machines.

[175]  Jayadeva,et al.  A neural network with O(N) neurons for ranking N numbers in O(1/N) time , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[176]  Tatiana Kalganova,et al.  Generalized Disjunction Decomposition for the Evolution of Programmable Logic Array Structures , 2006, First NASA/ESA Conference on Adaptive Hardware and Systems (AHS'06).

[177]  Amnon Yariv,et al.  A CCD based neural network integrated circuit with 64K analog programmable synapses , 1990, 1990 IJCNN International Joint Conference on Neural Networks.

[178]  Hugo de Garis,et al.  ATR's artificial brain ("CAM-Brain") project: A sample of what individual "CoDi-1 Bit" model evolved neural net modules can do with digital and analog I/O , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[179]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[180]  M. O. Tokhi,et al.  Training neural networks: backpropagation vs. genetic algorithms , 2001, IJCNN'01. International Joint Conference on Neural Networks. Proceedings (Cat. No.01CH37222).

[181]  Ulrich Rückert,et al.  Implementation of artificial neural networks on a reconfigurable hardware accelerator , 2002, Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing.

[182]  Peter J. Bentley,et al.  Towards development in evolvable hardware , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.

[183]  Anton Kummert,et al.  FPGA implementation of a neural network for a real-time hand tracking system , 2002, Proceedings First IEEE International Workshop on Electronic Design, Test and Applications '2002.

[184]  E. Stomeo,et al.  Generalized Disjunction Decomposition for Evolvable Hardware , 2006, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[185]  Alan F. Murray,et al.  Asynchronous VLSI neural networks using pulse-stream arithmetic , 1988 .

[186]  Viktor K. Prasanna,et al.  Sparse Matrix Computations on Reconfigurable Hardware , 2007, Computer.

[187]  Hiroomi Hikawa,et al.  A new digital pulse-mode neuron with adjustable activation function , 2003, IEEE Trans. Neural Networks.

[188]  Hiroki Matsumoto,et al.  Backpropagation learning in analog T-Model neural network hardware , 1993, Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan).

[189]  A. Fernandez,et al.  Design of a pipelined hardware architecture for real-time neural network computations , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[190]  Fadi J. Kurdahi,et al.  The MorphoSys dynamically reconfigurable system-on-chip , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[191]  A. M. Turing,et al.  Computing Machinery and Intelligence , 1950, The Philosophy of Artificial Intelligence.