Fast Automatic Frequency Calibrator Using an Adaptive Frequency Search Algorithm

A new adaptive frequency search algorithm (A-FSA) is presented for a fast automatic frequency calibrator in wideband phase-locked loops (PLLs). The proposed A-FSA optimizes the number of clock counts for each frequency comparison cycle, depending on the difference between the target frequency and the PLL output frequency, as opposed to a binary frequency search algorithm (B-FSA), where the frequency search time per cycle is fixed. This eliminates unnecessary clocking times during the frequency comparison process, and thus reduces the total PLL lock time. The additional circuitry needed for A-FSA is only a simple counter controller, thus minimizing hardware overhead. To verify the effectiveness of the proposed algorithm, two wideband PLLs are designed and simulated using a 65-nm CMOS technology: one with B-FSA, and the other with A-FSA. The latter achieves a lock time faster than the former by at least a factor of 2, even under worst case conditions.

[1]  Jaewook Shin,et al.  A 1.9–3.8 GHz $\Delta \Sigma$ Fractional-N PLL Frequency Synthesizer With Fast Auto-Calibration of Loop Bandwidth and VCO Frequency , 2012, IEEE Journal of Solid-State Circuits.

[2]  Salvatore Levantino,et al.  Integrated Frequency Synthesizers for Wireless Systems: Preface , 2007 .

[3]  Seung Jun Lee,et al.  A 54–862-MHz CMOS Transceiver for TV-Band White-Space Device Applications , 2011, IEEE Transactions on Microwave Theory and Techniques.

[4]  Asad A. Abidi,et al.  RF-CMOS oscillators with switched tuning , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[5]  Salvatore Levantino,et al.  Integrated Frequency Synthesizers for Wireless Systems , 2007 .

[6]  Jaewook Shin,et al.  A Fast and High-Precision VCO Frequency Calibration Technique for Wideband $\Delta \Sigma $ Fractional-N Frequency Synthesizers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Junghyup Lee,et al.  A 480-MHz to 1-GHz sub-picosecond clock generator with a fast and accurate automatic frequency calibration in 0.13-µm CMOS , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[8]  M. Mansour,et al.  A 4–6.4 GHz LC PLL With Adaptive Bandwidth Control for a Forwarded Clock Link , 2008, IEEE Journal of Solid-State Circuits.

[9]  O. Kobayashi,et al.  A 0.3mm2 90-to-770MHz fractional-N Synthesizer for a digital TV tuner , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[10]  Byeong-Ha Park,et al.  A /spl Sigma/-/spl Delta/ fractional-N frequency synthesizer using a wide-band integrated VCO and a fast AFC technique for GSM/GPRS/WCDMA applications , 2004 .

[11]  Changsik Yoo,et al.  A Fast automatic frequency calibration (AFC) scheme for phase-locked loop (PLL) frequency synthesizer , 2009, 2009 IEEE Radio Frequency Integrated Circuits Symposium.

[12]  Hiroshi Yamazaki,et al.  Auto-Tuning for Digital TV-Tuners , 2006 .

[13]  Tsung-Hsien Lin,et al.  An Agile VCO Frequency Calibration Technique for a 10-GHz CMOS PLL , 2007, IEEE Journal of Solid-State Circuits.