Comparative study of Double Gate SOI FinFET and trigate Bulk MOSFET structures
暂无分享,去创建一个
[1] T.-J.K. Liu,et al. Scale-Length Assessment of the Trigate Bulk MOSFET Design , 2009, IEEE Transactions on Electron Devices.
[2] Juin J. Liou,et al. A review of recent MOSFET threshold voltage extraction methods , 2002, Microelectron. Reliab..
[3] D. Frank,et al. Generalized scale length for two-dimensional effects in MOSFETs , 1998, IEEE Electron Device Letters.
[4] Y. Toyoshima,et al. Steep channel & Halo profiles utilizing boron-diffusion-barrier layers (Si:C) for 32 nm node and beyond , 2008, 2008 Symposium on VLSI Technology.
[5] S. Qureshi,et al. A Novel Partial-Ground-Plane-Based MOSFET on Selective Buried Oxide: 2-D Simulation Study , 2010, IEEE Transactions on Electron Devices.
[6] K. F. Lee,et al. Scaling the Si MOSFET: from bulk to SOI to bulk , 1992 .
[7] Adelmo Ortiz-Conde,et al. An improved definition for modeling the threshold voltage of MOSFETs , 1998 .
[8] O. Faynot,et al. A physically based relation between extracted threshold voltage and surface potential flat band voltage for MOSFET compact modeling , 2001 .
[9] Masayuki Abe,et al. Short-channel effects in subquarter-micrometer-gate HEMTs: simulation and experiment , 1989 .
[10] New approach for defining the threshold voltage of MOSFETs , 2001 .
[11] Changhwan Shin,et al. Variation Study of the Planar Ground-Plane Bulk MOSFET, SOI FinFET, and Trigate Bulk MOSFET Designs , 2011, IEEE Transactions on Electron Devices.