Layout-based manufacturability assessment and yield prediction methodology

This paper describes an automated manufacturability assessment and yield prediction software platform that has been developed, installed and used in a semiconductor manufacturing environment. the system is applied to characterize all incoming new products by extracting a large number of design attributes from their layout. Be checking the similarity to products that have already shown acceptable levels of yield, the risk of starting high volume production for new products is evaluated. The system also accurately predicts product yield on functional-block and layer level which is indispensable for the understanding of product dependent yield loss and rapid yield learning. The system proves to be a very valuable addition to the conventional yield analysis methodologies.

[1]  Wojciech Maly,et al.  Manufacturability analysis environment-MAPEX , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[2]  Wojciech Maly,et al.  Yield estimation model for VLSI artwork evaluation , 1983 .

[3]  Wojciech Maly,et al.  Design-manufacturing interface: Part II - applications , 1998, DATE.

[4]  Wojciech Maly,et al.  Design-manufacturing interface: Part I — vision , 1998, DATE.