Ultra-low on-resistance 60-100 V superjunction UMOSFETs fabricated by multiple ion-implantation

We propose new low-voltage UMOSFETs with superjunction (SJ) structures to achieve ultra-low on-resistance. The present SJ structure has been formed by multiple boron ion implantations with varied energies up to 2 MeV. This technique enabled us to obtain p-columns with flat sidewalls, which minimize the interference to the drift conduction. The SJ diodes have clearly indicated the breakdown voltage enhancement, as expected, from the SJ characteristics. Drastic on-resistance reduction was demonstrated for the SJ-UMOSFETs with a breakdown voltage of 78 V.

[1]  Shoichi Yamauchi,et al.  Electrical properties of super junction p-n diodes fabricated by trench filling , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[2]  T. Henson,et al.  Low voltage super junction MOSFET simulation and experimentation , 2003, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings..

[3]  R. van Dalen,et al.  Manufacturing of high aspect-ratio p-n junctions using vapor phase doping for application in multi-Resurf devices , 2002, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics.

[4]  J. Tihanyi,et al.  A new generation of high voltage MOSFETs breaks the limit line of silicon , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).