Extended recursive analysis for tilera tile64 NoC architectures: towards inter-NoC delay analysis
暂无分享,去创建一个
[1] Jérôme Ermont,et al. Towards a unified approach for worst-case analysis of Tilera-like and KalRay-like NoC architectures , 2016, 2016 IEEE World Conference on Factory Communication Systems (WFCS).
[2] Laure Abdallah,et al. Wormhole networks properties and their use for optimizing worst case delay analysis of many-cores , 2015, 10th IEEE International Symposium on Industrial Embedded Systems (SIES).
[3] F. Frances,et al. Using network calculus to optimize the AFDX network , 2006 .
[4] Christian Fraboul,et al. Improving the Worst-Case Delay Analysis of an AFDX Network Using an Optimized Trajectory Approach , 2010, IEEE Transactions on Industrial Informatics.
[5] Laure Abdallah,et al. Reducing the Contention Experienced by Real-Time Core-to-I/O Flows over a Tilera-Like Network on Chip , 2016, 2016 28th Euromicro Conference on Real-Time Systems (ECRTS).
[6] Stefan M. Petters,et al. NoC contention analysis using a branch-and-prune algorithm , 2014, ACM Trans. Embed. Comput. Syst..
[7] Christian Fraboul,et al. Worst-case delay analysis on a real-time heterogeneous network , 2012, 7th IEEE International Symposium on Industrial Embedded Systems (SIES'12).
[8] Christian Fraboul,et al. A method of computation for worst-case delay analysis on SpaceWire networks , 2009, 2009 IEEE International Symposium on Industrial Embedded Systems.
[9] Christian Fraboul,et al. Applying and optimizing trajectory approach for performance evaluation of AFDX avionics network , 2009, 2009 IEEE Conference on Emerging Technologies & Factory Automation.