Fault-Tolerant Routing Algorithm Simulation and Hardware Verification of NoC

Various software and hardware faults can destroy data transmission on the network, so it is essential to study fault-tolerant methods of Network-on-Chip (NoC). In this paper, a modified fault-tolerant routing algorithm is proposed based on the XY algorithm, which can achieve an efficient route way by resetting the route rule when error occurred on the path of chain or between the nodes. This performance shows that the fault tolerant bypassed the fault path of chain or the error nodes. A hardware design of the modified fault-tolerant routing algorithm is also introduced, aimed at the elaborating of hardware structure principle and simulating of fault tolerant routing algorithm of NoC based on FPGA. The proposed algorithm was simulated and verified on the platform of ISE Design Suite 13.3. The simulation results showed that the proposed modified algorithm is feasible. Because of the algorithm, the overall performance has improved obviously without using virtual channel, especially for the area and power consumption. At last, the proposed algorithm was verified on the FPGA platform of Nexys2 multiple sets of validate data proved that the proposed modified algorithm was reliable and feasible, and the quality of this NoC performed very well.

[1]  Daniele Ludovici,et al.  Architecture design principles for the integration of synchronization interfaces into network-on-chip switches , 2009, 2009 2nd International Workshop on Network on Chip Architectures.

[2]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[3]  Fabien Clermidy,et al.  A fully-asynchronous low-power framework for GALS NoC integration , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[4]  Yvon Savaria,et al.  Crosstalk Glitch Propagation Modeling for Asynchronous Interfaces in Globally Asynchronous Locally Synchronous Systems , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Axel Jantsch,et al.  A reconfigurable fault-tolerant deflection routing algorithm based on reinforcement learning for network-on-chip , 2010, NoCArc '10.

[6]  Sébastien Pillement,et al.  A Fault-Tolerant Layer for Dynamically Reconfigurable Multi-processor System-on-Chip , 2009, 2009 International Conference on Reconfigurable Computing and FPGAs.

[7]  Gang Luo,et al.  Notice of Violation of IEEE Publication PrinciplesStudy of fault-tolerant routing algorithm of NoC based on 2D-Mesh topology , 2013, 2013 IEEE International Conference on Applied Superconductivity and Electromagnetic Devices.

[8]  Jeffrey S. Vetter,et al.  Enabling a highly-scalable global address space model for petascale computing , 2010, CF '10.

[9]  Haitao Wu,et al.  FiConn: Using Backup Port for Server Interconnection in Data Centers , 2009, IEEE INFOCOM 2009.

[10]  Xinyu Li,et al.  An Automatic Design Flow for Data Parallel and Pipelined Signal Processing Applications on Embedded Multiprocessor with NoC: Application to Cryptography , 2009, Int. J. Reconfigurable Comput..

[11]  M. Frans Kaashoek,et al.  Scalable address spaces using RCU balanced trees , 2012, ASPLOS XVII.

[12]  Natalie D. Enright Jerger,et al.  Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Amit Kumar Singh,et al.  Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms , 2009, 2009 IEEE/IFIP International Symposium on Rapid System Prototyping.