Application-Specific System Processor for the SHA-1 Hash Algorithm

This work proposes an Application-Specific System Processor (ASSP) hardware for the Secure Hash Algorithm 1 (SHA-1) algorithm. The proposed hardware was implemented in a Field Programmable Gate Array (FPGA) Xilinx Virtex 6 xc6vlx240t-1ff1156. The throughput and the occupied area were analyzed for several implementations in parallel instances of the hash algorithm. The results showed that the hardware proposed for the SHA-1 achieved a throughput of 0.644 Gbps for a single instance and slightly more than 28 Gbps for 48 instances in a single FPGA. Various applications such as password recovery, password validation, and high volume data integrity checking can be performed efficiently and quickly with an ASSP for SHA1.

[1]  William M. Daley,et al.  Digital Signature Standard (DSS) , 2000 .

[2]  Elaine B. Barker.  Digital Signature Standard (DSS) [includes Change Notice 1 from 12/30/1996] | NIST , 1994 .

[4]  Gustavo Alonso,et al.  FPGA-Accelerated Dense Linear Machine Learning: A Precision-Convergence Trade-Off , 2017, 2017 IEEE 25th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM).

[5]  Kyoung-Rok Cho,et al.  Implementation of high-speed SHA-1 architecture , 2009, IEICE Electron. Express.

[6]  Bing Wang,et al.  Hardware Implementation of Hash Functions , 2012 .

[7]  Quynh H. Dang,et al.  Secure Hash Standard | NIST , 2015 .

[8]  George Athanasiou,et al.  Design and implementation of totally-self checking SHA-1 and SHA-256 hash functions' architectures , 2016, Microprocess. Microsystems.

[9]  Ewa Niewiadomska-Szynkiewicz,et al.  Hybrid CPU/GPU Platform For High Performance Computing , 2014, ECMS.

[10]  George Athanasiou,et al.  On the development of high-throughput and area-efficient multi-mode cryptographic hash designs in FPGAs , 2014, Integr..

[11]  N. Iyer,et al.  Implementation of Secure Hash Algorithm-1 using FPGA , 2013 .

[12]  Marcelo A. C. Fernandes,et al.  Parallel Fixed Point Implementation of a Radial Basis Function Network in an FPGA , 2014, 2014 IX Southern Conference on Programmable Logic (SPL).

[13]  George Theodoridis,et al.  High-Speed FPGA Implementation of Secure Hash Algorithm for IPSec and VPN Applications , 2006, The Journal of Supercomputing.

[14]  Imtiaz Hussain Kalwar,et al.  Design and analysis of linear phase FIR filter in FPGA using PSO algorithm , 2017, 2017 6th Mediterranean Conference on Embedded Computing (MECO).

[15]  Constantinos E. Goutis,et al.  A low-power and high-throughput implementation of the SHA-1 hash function , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[16]  Kuruvilla Varghese,et al.  Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  Matei Ripeanu,et al.  On GPU’s viability as a middleware accelerator , 2009, Cluster Computing.