Spark is one of the most widely used frameworks for data analytics that offers fast development of applications like machine learning and graph computations in distributed systems. In this paper, we present SPynq: A framework for the efficient utilization of hardware accelerators over the Spark framework on heterogeneous MPSoC FPGAs, such as Zynq. Spark has been mapped to the Pynq platform and the proposed framework allows the seamlessly utilization of the programmable logic for the hardware acceleration of computational intensive Spark kernels. We have also developed the required libraries in Spark that hides the accelerator's details to minimize the design effort to utilize the accelerators. A cluster of 4 nodes (workers) based on the all-programmable MPSoCs has been implemented and the proposed platform is evaluated in a typical machine learning application based on logistic regression. The logistic regression kernel has been developed as an accelerator and incorporated to the Spark. The developed system is compared to a high-performance Xeon cluster that is typically used in cloud computing. The performance evaluation shows that the heterogeneous accelerator-based MpSoC can achieve up to 2.3x system speedup compared with a Xeon system (with 90% accuracy) and 20x better energy-efficiency. For embedded application, the proposed system can achieve up to 40x speedup compared to the software only implementation on low-power embedded processors and 30x lower energy consumption.
[1]
Jason Cong,et al.
Invited: Heterogeneous datacenters: Options and opportunities
,
2016,
2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[2]
Dimitrios Soudris,et al.
A survey on reconfigurable accelerators for cloud computing
,
2016,
2016 26th International Conference on Field Programmable Logic and Applications (FPL).
[3]
Michael J. Franklin,et al.
Resilient Distributed Datasets: A Fault-Tolerant Abstraction for In-Memory Cluster Computing
,
2012,
NSDI.
[4]
Christian Märtin,et al.
Post-Dennard Scaling and the final Years of Moore ’ s Law Consequences for the Evolution of Multicore-Architectures
,
2014
.
[5]
Karthikeyan Sankaralingam,et al.
Power challenges may end the multicore era
,
2013,
CACM.
[6]
Karthikeyan Sankaralingam,et al.
Dark Silicon and the End of Multicore Scaling
,
2012,
IEEE Micro.
[7]
Paul Chow,et al.
FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with OpenStack
,
2014,
FCCM 2014.