A wafer map yield model based on deep learning for wafer productivity enhancement

In semiconductor manufacturing, evaluating the productivity of wafer maps prior to fabrication for designing an optimal wafer map is one of the most effective solutions for enhancing productivity. However, a yield prediction model is required to accurately evaluate the productivity of wafer maps since the design of a wafer map affects yield. In this paper, we propose a novel yield prediction model based on deep learning algorithms. Our approach exploits spatial relationships among positions of dies, sizes of dies, and die-level yield variations collected from a wafer test. By modeling these spatial features, the accuracy of yield prediction significantly increased. Furthermore, experimental results showed that the proposed yield model and approach help to design a wafer map with higher productivity nearly 13%.

[1]  Douglas C. Montgomery,et al.  A review of yield modelling techniques for semiconductor manufacturing , 2006 .

[2]  G. O'Donoghue,et al.  A Statistical Analysis of the Number of Failing Chips Distribution , 2008, IEEE Transactions on Semiconductor Manufacturing.

[3]  Wojciech Maly Prospects for WSI: a manufacturing perspective , 1992, Computer.

[4]  Jürgen Schmidhuber,et al.  Deep learning in neural networks: An overview , 2014, Neural Networks.

[5]  Chang Wook Ahn,et al.  A market-oriented wafer map optimization methodology using Differential Evolution to maximize wafer productivity , 2017, 2017 40th International Convention on Information and Communication Technology, Electronics and Microelectronics (MIPRO).

[6]  Jimmy Ba,et al.  Adam: A Method for Stochastic Optimization , 2014, ICLR.

[7]  Nitish Srivastava,et al.  Dropout: a simple way to prevent neural networks from overfitting , 2014, J. Mach. Learn. Res..

[8]  D.K. de Vries,et al.  Investigation of gross die per wafer formulas , 2005, IEEE Transactions on Semiconductor Manufacturing.

[9]  C. H. Stapper,et al.  Fact and fiction in yield modeling , 1989 .

[10]  B. Kvasov Cubic Spline Interpolation , 2000 .

[11]  D. Maynard,et al.  Modeling and optimization of wafer radial yield , 1999, 10th Annual IEEE/SEMI. Advanced Semiconductor Manufacturing Conference and Workshop. ASMC 99 Proceedings (Cat. No.99CH36295).

[12]  Hang Dong,et al.  Wafer yield prediction using derived spatial variables , 2017, Qual. Reliab. Eng. Int..

[13]  Gao Shang,et al.  Cubic spline interpolation on new condition , 2011 .

[14]  D. Teets A model for radial yield degradation as a function of chip size , 1996 .

[15]  Costas J. Spanos,et al.  Semiconductor yield improvement: results and best practices , 1995 .

[16]  A. Ferris-Prabhu,et al.  Radial yield variations in semiconductor wafers , 1987, IEEE Circuits and Devices Magazine.

[17]  Chen-Fu Chien,et al.  Overall Wafer Effectiveness (OWE): A novel industry standard for semiconductor ecosystem as a whole , 2013, Comput. Ind. Eng..

[18]  Sergey Ioffe,et al.  Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift , 2015, ICML.