Design of continuous-time /spl Sigma//spl Delta/ modulators with sine-shaped feedback DACs
暂无分享,去创建一个
[1] K. Philips,et al. A 2mW 89dB DR Continuous-Time Sigma-Delta ADC with Increased Immunity to Wide-Band Interferers , 2004 .
[2] H. Aboushady,et al. Jitter effects in continuous-time /spl Sigma//spl Delta/ modulators with delayed return-to-zero feedback , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).
[3] Philippe Bénabès,et al. A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[4] Hassan Aboushady,et al. Loop delay compensation in bandpass continuous-time /spl Sigma//spl Delta/ modulators without additional feedback coefficients , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[5] Susan Luschas,et al. High-speed /spl Sigma//spl Delta/ modulators with reduced timing jitter sensitivity , 2002 .
[6] Hassan Aboushady,et al. Systematic approach for discrete-time to continuous-time transformation of /spl Sigma//spl Delta/ modulators , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[7] R. Stengel,et al. CONTROL systems. , 1952, Hospitals.
[8] Katsuhiko Ogata,et al. Discrete-time control systems , 1987 .
[9] Susan Luschas,et al. Radio frequency digital-to-analog converter , 2004, IEEE Journal of Solid-State Circuits.
[10] A.H.M. van Roermund,et al. A continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to interferers , 2004, IEEE Journal of Solid-State Circuits.