Content aware configurable architecture for H.264/AVC integer motion estimation engine

In this paper, we contribute a configurable SAD Tree architecture based on adaptive subsampling scheme. Firstly, by further exploiting the spatial feature, the integer motion estimation process is greatly sped up. Secondly, the conventional partial sum of absolute difference (SAD) based pipeline structure is optimized into configurable SAD oriented way, which enhances the performance and solve the data reuse problem caused by adaptive scheme in the architecture level. Moreover, a cross reuse and compressor tree based circuit level optimization is introduced and 6.56% hardware cost is reduced. Experiments show that our design can averagely achieve 42.23% saving in processing cycles compared with previous design. With 323k gates at about 144.8MHz, our design can achieve real-time encoding of HDTV 1088p@30fps.

[1]  Yang Song,et al.  A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P , 2007, 2007 IEEE Symposium on VLSI Circuits.

[2]  Liang-Gee Chen,et al.  Analysis and complexity reduction of multiple reference frames motion estimation in H.264/AVC , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Liang-Gee Chen,et al.  Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Liang-Gee Chen,et al.  Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[5]  G. Bjontegaard,et al.  Calculation of Average PSNR Differences between RD-curves , 2001 .

[6]  Ajay Luthra,et al.  Overview of the H.264/AVC video coding standard , 2003, IEEE Trans. Circuits Syst. Video Technol..

[7]  Gary J. Sullivan,et al.  Rate-constrained coder control and comparison of video coding standards , 2003, IEEE Trans. Circuits Syst. Video Technol..

[8]  Zhenyu Liu,et al.  Hardware friendly background analysis based complexity reduction in H.264/AVC multiple reference frames motion estimation , 2007, 2007 International Symposium on Intelligent Signal Processing and Communication Systems.