Extracting solid conductors from a single triangulated surface representation for interconnect analysis

A method has been developed for extracting solid geometry from a single surface and has been used to link three-dimensional topography simulation with three-dimensional interconnect analysis. It begins with the intersection of multiple triangulated surfaces to enclose the desired solid, followed by the removal of unwanted surfaces using the deloop algorithm and a new algorithm for the removal of thin triangles. The thin triangle removal algorithm runs in O(n) time and can remove a large number of unnecessary facets without significantly altering the surface topography. The solid extraction algorithm runs in O(n/spl middot/lg n) time, limited by the performance of the deloop algorithm. The solid extraction capability enables more accurate three-dimensional interconnect analyses to be performed on rigorously simulated topography using tools such as FASTCAP from M.I.T. For comparison, FASTCAP analyses have been performed on polysilicon elbows generated by simple mask extrusion and a more rigorous SAMPLE-3D simulation. Results show differences up to 44% in capacitance values between the mask extrusion model and SAMPLE-3D topography.

[1]  Jacob K. White,et al.  FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Andrew R. Neureuther,et al.  Algorithms for simulation of three-dimensional etching , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Greg Turk,et al.  Re-tiling polygonal surfaces , 1992, SIGGRAPH.

[4]  Andrew R. Neureuther,et al.  Models and algorithms for three-dimensional topography simulation with SAMPLE-3D , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Mattan Kamon,et al.  FASTHENRY: a multipole-accelerated 3-D inductance extraction program , 1994 .

[6]  Timothy S. Cale,et al.  A general model for PVD aluminum deposition , 1991, 1991 Proceedings Eighth International IEEE VLSI Multilevel Interconnection Conference.

[7]  E. W. Scheckler,et al.  An Efficient Loop Detection and Removal Algorithm for 3D Surface-Based Lithography Simulation , 1992, NUPAD IV. Workshop on Numerical Modeling of Processes and Devices for Integrated Circuits,.

[8]  S. Tazawa,et al.  3-D topography simulation of via holes using generalized solid modeling , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[9]  A. J. Walton,et al.  The Automatic Generation of Conformal 3D Data for Interconnect Capacitance Simulation , 1995 .

[10]  Tony DeRose,et al.  Mesh optimization , 1993, SIGGRAPH.

[11]  William E. Lorensen,et al.  Decimation of triangle meshes , 1992, SIGGRAPH.