A high speed encoder for a 5GS/s 5 bit flash ADC

The present investigation proposes an efficient high speed encoding scheme intended for a 5GS/s 5 bit flash analog to digital converter. The designing of a thermometer code to binary code is one of the challenging issues in the design of a high speed flash ADC. An encoder circuit in this paper translates the thermometer code into the intermediate gray code to reduce the effects of bubble errors. To increase the speed of the encoder, the implementation of the encoder through pseudo dynamic CMOS logic is presented. The proposed encoder is designed using 90nm technology at 1.2V power supply using CADENCE tool. The simulation results shown for a sampling frequency of 5GHz and the average power dissipation of the encoder is 1.919mW.

[1]  Vinayashree Hiremath.  Design of Ultra High Speed Flash Adc, Low Power Folding and Interpolating Adc in CMOS 90nm Technology , 2010 .

[2]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[3]  Krishna Lal Baishnab,et al.  A novel ROM architecture for reducing bubble and metastability errors in high speed flash ADCs , 2010, 2010 20th International Conference on Electronics Communications and Computers (CONIELECOMP).

[4]  Michael P. Flynn,et al.  A 3.5 GS/s 5-b Flash ADC in 90 nm CMOS , 2006, IEEE Custom Integrated Circuits Conference 2006.

[5]  R. Paily,et al.  An improved ROM architecture for bubble error suppression in high speed flash ADCs , 2008, 2008 Annual IEEE Student Paper Conference.